{"id":"https://openalex.org/W2149573933","doi":"https://doi.org/10.1145/1275571.1275583","title":"Introduction to formal processor verification at logic level","display_name":"Introduction to formal processor verification at logic level","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2149573933","doi":"https://doi.org/10.1145/1275571.1275583","mag":"2149573933"},"language":"en","primary_location":{"id":"doi:10.1145/1275571.1275583","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275571.1275583","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275583","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275583","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Paul Amblard","orcid":null},"institutions":[{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Paul Amblard","raw_affiliation_strings":["Universit\u00e9 Joseph Fourier, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Joseph Fourier, Grenoble, France","institution_ids":["https://openalex.org/I177483745"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052843965","display_name":"F. Lagnier","orcid":null},"institutions":[{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210102957","display_name":"D\u00e9partement math\u00e9matiques, informatique, sciences de la donn\u00e9e et technologies du num\u00e9rique","ror":"https://ror.org/011emb038","country_code":"FR","type":"facility","lineage":["https://openalex.org/I4210088668","https://openalex.org/I4210102957"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabienne Lagnier","raw_affiliation_strings":["Universit\u00e9 Joseph Fourier, Grenoble, France","Laboratoire d'Informatique, Math\u00e9matiques appliqu\u00e9es, Intelligence Artificielle et Reconnaissance de Formes"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Joseph Fourier, Grenoble, France","institution_ids":["https://openalex.org/I177483745"]},{"raw_affiliation_string":"Laboratoire d'Informatique, Math\u00e9matiques appliqu\u00e9es, Intelligence Artificielle et Reconnaissance de Formes","institution_ids":["https://openalex.org/I4210102957"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103459429","display_name":"Michel L\u00e9vy","orcid":null},"institutions":[{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]},{"id":"https://openalex.org/I4210102957","display_name":"D\u00e9partement math\u00e9matiques, informatique, sciences de la donn\u00e9e et technologies du num\u00e9rique","ror":"https://ror.org/011emb038","country_code":"FR","type":"facility","lineage":["https://openalex.org/I4210088668","https://openalex.org/I4210102957"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Levy","raw_affiliation_strings":["Universit\u00e9 Joseph Fourier, Grenoble, France","Laboratoire d'Informatique, Math\u00e9matiques appliqu\u00e9es, Intelligence Artificielle et Reconnaissance de Formes"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Joseph Fourier, Grenoble, France","institution_ids":["https://openalex.org/I177483745"]},{"raw_affiliation_string":"Laboratoire d'Informatique, Math\u00e9matiques appliqu\u00e9es, Intelligence Artificielle et Reconnaissance de Formes","institution_ids":["https://openalex.org/I4210102957"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177483745","https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17939631,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8071392774581909},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.5738470554351807},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4819078743457794},{"id":"https://openalex.org/keywords/schema","display_name":"Schema (genetic algorithms)","score":0.47027307748794556},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4621236324310303},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.42663347721099854},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42656418681144714},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.42420488595962524},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4034833312034607},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27736878395080566},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17161229252815247},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.0812920331954956}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8071392774581909},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.5738470554351807},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4819078743457794},{"id":"https://openalex.org/C52146309","wikidata":"https://www.wikidata.org/wiki/Q7431116","display_name":"Schema (genetic algorithms)","level":2,"score":0.47027307748794556},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4621236324310303},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.42663347721099854},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42656418681144714},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.42420488595962524},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4034833312034607},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27736878395080566},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17161229252815247},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0812920331954956}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1275571.1275583","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275571.1275583","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275583","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1275571.1275583","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275571.1275583","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275571.1275583","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2004 workshop on Computer architecture education held in conjunction with the 31st International Symposium on Computer Architecture - WCAE '04","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2149573933.pdf","grobid_xml":"https://content.openalex.org/works/W2149573933.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W808711452","https://openalex.org/W1492747100","https://openalex.org/W1532727264","https://openalex.org/W1598047736","https://openalex.org/W1875492031","https://openalex.org/W1994143452","https://openalex.org/W2097465082","https://openalex.org/W2113367538","https://openalex.org/W2125415493","https://openalex.org/W2151250735","https://openalex.org/W4206455946"],"related_works":["https://openalex.org/W127357700","https://openalex.org/W2724597727","https://openalex.org/W1480528870","https://openalex.org/W2508541108","https://openalex.org/W4243191745","https://openalex.org/W2315419748","https://openalex.org/W1029445510","https://openalex.org/W4312340169","https://openalex.org/W2906490231","https://openalex.org/W1994369951"],"abstract_inverted_index":{"This":[0,31],"paper":[1],"presents":[2],"the":[3,23,29,47,68,75,82,94],"case":[4],"study":[5],"proposed":[6],"to":[7],"3rd":[8],"year":[9],"students":[10],"in":[11,22,42],"our":[12],"department":[13],"of":[14,28,61,70,74,78,96],"computer":[15],"science.":[16],"It":[17],"is":[18,67],"a":[19,39,91],"practical":[20,32],"activity":[21,33],"first":[24],"\"Computer":[25],"Architecture\"":[26],"Unit":[27],"curriculum.":[30],"has":[34],"several":[35],"amis:":[36],"1)":[37],"understanding":[38],"subtle":[40],"mechanism":[41],"processor":[43],"architecture,":[44],"2)":[45],"experimenting":[46],"relations":[48],"between":[49],"logic":[50,83],"level":[51,54],"and":[52,56,88],"RTL":[53],"descriptions":[55],"3)":[57],"practicing":[58],"formal":[59],"methods":[60],"verification.":[62],"The":[63],"main":[64],"original":[65],"point":[66],"use":[69],"extraction":[71],"(and":[72],"minimization)":[73],"full":[76],"description":[77],"an":[79],"automaton":[80],"from":[81],"schema":[84],"based":[85],"on":[86],"flip-flops":[87],"gates.":[89],"In":[90],"certain":[92],"way,":[93],"reverse":[95],"classic":[97],"\"automaton":[98],"synthesis\".":[99]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}