{"id":"https://openalex.org/W2045315176","doi":"https://doi.org/10.1145/1275521.1275542","title":"Use of HDLs in teaching of computer hardware courses","display_name":"Use of HDLs in teaching of computer hardware courses","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2045315176","doi":"https://doi.org/10.1145/1275521.1275542","mag":"2045315176"},"language":"en","primary_location":{"id":"doi:10.1145/1275521.1275542","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275542","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275542","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275542","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035010641","display_name":"Z.G. Vranesic","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zvonko Vranesic","raw_affiliation_strings":["University of Toronto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Stephen Brown","raw_affiliation_strings":["University of Toronto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.23472669,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"16","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9842000007629395,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7236391305923462},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6267218589782715},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5958256125450134},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5802804827690125},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48079219460487366},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47414061427116394},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44507771730422974},{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.4428115487098694},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41589632630348206},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3600255250930786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31005382537841797},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17918914556503296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1550815999507904},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11953777074813843},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07512283325195312},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07267782092094421}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7236391305923462},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6267218589782715},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5958256125450134},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5802804827690125},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48079219460487366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47414061427116394},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44507771730422974},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.4428115487098694},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41589632630348206},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3600255250930786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31005382537841797},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17918914556503296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1550815999507904},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11953777074813843},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07512283325195312},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07267782092094421}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1275521.1275542","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275542","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275542","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.516.8740","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.516.8740","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www4.ncsu.edu/~efg/wcae/2003/submissions/vranesic.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/1275521.1275542","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275542","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275542","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2045315176.pdf","grobid_xml":"https://content.openalex.org/works/W2045315176.grobid-xml"},"referenced_works_count":2,"referenced_works":["https://openalex.org/W1491361087","https://openalex.org/W1494323305"],"related_works":["https://openalex.org/W2197466303","https://openalex.org/W2363829830","https://openalex.org/W659242671","https://openalex.org/W3129977055","https://openalex.org/W1497518879","https://openalex.org/W1488117239","https://openalex.org/W2132683268","https://openalex.org/W2386022279","https://openalex.org/W2348296851","https://openalex.org/W2051956260"],"abstract_inverted_index":{"A":[0],"modern":[1],"treatment":[2],"of":[3,10,18,34,40],"an":[4,15],"introductory":[5],"course":[6],"on":[7,31],"the":[8,29],"design":[9],"logic":[11,35],"circuits":[12],"should":[13],"include":[14],"early":[16],"introduction":[17],"a":[19],"hardware":[20],"description":[21],"language":[22],"(HDL).":[23],"This":[24],"can":[25],"done":[26],"without":[27],"sacrificing":[28],"emphasis":[30],"fundamental":[32],"concepts":[33],"circuit":[36],"design.":[37],"An":[38],"example":[39],"how":[41],"this":[42],"may":[43],"be":[44],"achieved":[45],"is":[46],"given.":[47]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}