{"id":"https://openalex.org/W1981281753","doi":"https://doi.org/10.1145/1275521.1275540","title":"Didactic architectures and simulator for network processor learning","display_name":"Didactic architectures and simulator for network processor learning","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1981281753","doi":"https://doi.org/10.1145/1275521.1275540","mag":"1981281753"},"language":"en","primary_location":{"id":"doi:10.1145/1275521.1275540","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275540","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275540","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275540","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079249940","display_name":"Henrique Cota de Freitas","orcid":"https://orcid.org/0000-0001-9722-1093"},"institutions":[{"id":"https://openalex.org/I170935008","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais","ror":"https://ror.org/03j1rr444","country_code":"BR","type":"education","lineage":["https://openalex.org/I170935008"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Henrique Cota de Freitas","raw_affiliation_strings":["Pontifical Catholic University of Minas Gerais, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontifical Catholic University of Minas Gerais, Brazil","institution_ids":["https://openalex.org/I170935008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045477765","display_name":"Carlos Augusto Paiva da Silva Martins","orcid":"https://orcid.org/0000-0002-9856-2436"},"institutions":[{"id":"https://openalex.org/I170935008","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais","ror":"https://ror.org/03j1rr444","country_code":"BR","type":"education","lineage":["https://openalex.org/I170935008"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos Augusto P. S. Martins","raw_affiliation_strings":["Pontifical Catholic University of Minas Gerais, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontifical Catholic University of Minas Gerais, Brazil","institution_ids":["https://openalex.org/I170935008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079249940"],"corresponding_institution_ids":["https://openalex.org/I170935008"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.64754019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.8443344831466675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7633645534515381},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.7291327118873596},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6849721670150757},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6458306908607483},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6002489924430847},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5115305185317993},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5000102519989014},{"id":"https://openalex.org/keywords/network-simulation","display_name":"Network simulation","score":0.48561468720436096},{"id":"https://openalex.org/keywords/network-architecture","display_name":"Network architecture","score":0.4807048439979553},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4519760310649872},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33647647500038147},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.25731611251831055},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2336290180683136},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17240440845489502},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1381949782371521},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10650929808616638}],"concepts":[{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.8443344831466675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7633645534515381},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.7291327118873596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6849721670150757},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6458306908607483},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6002489924430847},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5115305185317993},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5000102519989014},{"id":"https://openalex.org/C139940560","wikidata":"https://www.wikidata.org/wiki/Q290036","display_name":"Network simulation","level":2,"score":0.48561468720436096},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.4807048439979553},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4519760310649872},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33647647500038147},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.25731611251831055},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2336290180683136},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17240440845489502},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1381949782371521},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10650929808616638},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1275521.1275540","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275540","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275540","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1275521.1275540","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275540","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275540","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1981281753.pdf","grobid_xml":"https://content.openalex.org/works/W1981281753.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1529103633","https://openalex.org/W1567646530","https://openalex.org/W2115294662","https://openalex.org/W2128003206","https://openalex.org/W2132581831","https://openalex.org/W2151452268","https://openalex.org/W2166329291","https://openalex.org/W2187867568","https://openalex.org/W2338330023","https://openalex.org/W2478754258","https://openalex.org/W2489751599","https://openalex.org/W2519134721","https://openalex.org/W2532498370","https://openalex.org/W4229544363","https://openalex.org/W4299830231","https://openalex.org/W4300054818","https://openalex.org/W4301114560","https://openalex.org/W7058491296"],"related_works":["https://openalex.org/W4200599950","https://openalex.org/W2023567178","https://openalex.org/W1971736586","https://openalex.org/W4237091072","https://openalex.org/W1981281753","https://openalex.org/W2136225780","https://openalex.org/W2055341571","https://openalex.org/W2349714539","https://openalex.org/W4317937473","https://openalex.org/W2061772631"],"abstract_inverted_index":{"In":[0],"our":[1,77],"university,":[2],"we":[3],"are":[4,14,50,83],"developing":[5],"a":[6,35,100],"project":[7],"about":[8],"Reconfigurable":[9,18,24],"Network":[10,20,26,30,73,78],"Processors":[11],"(RNP).":[12],"There":[13],"four":[15,65],"important":[16],"results:":[17],"CISC":[19],"Processor":[21,27,31,74,79],"(RCNP)":[22],"architecture,":[23,29],"RISC":[25],"(R2NP)":[28],"Simulator":[32],"(NPSIM),":[33],"and":[34,47,67,81],"performance":[36],"analytical":[37],"model":[38],"for":[39],"the":[40,48,60,68,72],"ISA":[41],"(Instruction":[42],"Set":[43],"Architecture).":[44],"The":[45],"architectures":[46,80],"simulator":[49,82],"not":[51],"commercial":[52,86],"products,":[53,87],"but":[54],"conceptual":[55,89],"models.":[56],"This":[57],"paper":[58],"shows":[59],"main":[61],"functionality":[62],"of":[63],"those":[64],"results":[66],"their":[69,88],"applicability":[70],"on":[71],"learning.":[75],"As":[76],"simpler":[84],"than":[85],"models":[90],"can":[91],"aid":[92],"students":[93],"to":[94,103],"learn":[95],"network":[96],"processors":[97],"concepts,":[98],"as":[99],"first":[101],"step":[102],"understand":[104],"other":[105],"complex":[106],"architectures.":[107]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}