{"id":"https://openalex.org/W1977480099","doi":"https://doi.org/10.1145/1275521.1275529","title":"Superscalar out-of-order demystified in four instructions","display_name":"Superscalar out-of-order demystified in four instructions","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1977480099","doi":"https://doi.org/10.1145/1275521.1275529","mag":"1977480099"},"language":"en","primary_location":{"id":"doi:10.1145/1275521.1275529","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275529","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275529","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275529","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019376179","display_name":"James C. Hoe","orcid":"https://orcid.org/0000-0002-9302-5287"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"James C. Hoe","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA","Carnegie-Mellon University, Pittsburgh, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie-Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5019376179"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.116261,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8626059293746948},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.8428702354431152},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6786664724349976},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5643561482429504},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48160335421562195},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4619942009449005},{"id":"https://openalex.org/keywords/order","display_name":"Order (exchange)","score":0.42712274193763733},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42363685369491577},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.4234580397605896},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3210769295692444},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29856765270233154},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2910127639770508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14002907276153564}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8626059293746948},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.8428702354431152},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6786664724349976},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5643561482429504},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48160335421562195},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4619942009449005},{"id":"https://openalex.org/C182306322","wikidata":"https://www.wikidata.org/wiki/Q1779371","display_name":"Order (exchange)","level":2,"score":0.42712274193763733},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42363685369491577},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.4234580397605896},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3210769295692444},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29856765270233154},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2910127639770508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14002907276153564},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1275521.1275529","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275529","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275529","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.118.6693","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.118.6693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.cmu.edu/~jhoe/distribution/2003/wcae03.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/1275521.1275529","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275521.1275529","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275521.1275529","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 workshop on Computer architecture education Held in conjunction with the 30th International Symposium on Computer Architecture - WCAE '03","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1977480099.pdf","grobid_xml":"https://content.openalex.org/works/W1977480099.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W2054496292","https://openalex.org/W2112833506","https://openalex.org/W2138351227","https://openalex.org/W2169040626"],"related_works":["https://openalex.org/W1521960115","https://openalex.org/W613182605","https://openalex.org/W1916582918","https://openalex.org/W2230270457","https://openalex.org/W2078054742","https://openalex.org/W2533681803","https://openalex.org/W1788425660","https://openalex.org/W1595275176","https://openalex.org/W87931490","https://openalex.org/W3199055575"],"abstract_inverted_index":{"This":[0,127],"paper":[1],"describes":[2],"a":[3,25,108],"processor":[4,45],"design":[5],"project":[6,98,128,156],"intended":[7],"to":[8,60,65,101,112],"illustrate":[9],"the":[10,20,22,41,53,62,92],"detail":[11],"inner":[12],"workings":[13],"of":[14,29,72,110],"modern":[15],"superscalar":[16],"out-of-order":[17,31,67],"processors.":[18],"In":[19],"project,":[21],"students":[23,114,151],"implement":[24],"cycle-accurate":[26],"RTL-level":[27],"model":[28],"an":[30,88,134],"core--including":[32],"rename,":[33],"issue,":[34],"execute,":[35],"completion":[36],"and":[37,77,83,118,124,145,152,158],"retirement":[38],"stages--based":[39],"on":[40],"MIPS":[42],"R10000.":[43],"The":[44,97,155],"core":[46],"only":[47],"supports":[48],"four":[49],"instruction":[50,57,90],"types.":[51],"First,":[52],"basic":[54],"integer":[55],"subtract":[56],"is":[58,99],"included":[59],"exercise":[61,80],"mechanisms":[63],"related":[64],"register-renamed":[66],"execution.":[68],"Second,":[69],"two":[70,111],"types":[71],"branch":[73,84],"instructions,":[74],"resolving":[75],"correctly":[76],"incorrectly":[78],"respectively,":[79],"speculative":[81],"execution":[82],"rewind":[85],"capabilities.":[86],"Lastly,":[87],"exception-triggering":[89],"tests":[91],"support":[93],"for":[94],"precise":[95],"exceptions.":[96],"designed":[100],"be":[102,164],"completed":[103],"in":[104,121,133],"six":[105],"weeks":[106],"by":[107],"team":[109],"three":[113],"with":[115],"solid":[116],"background":[117],"strong":[119],"interest":[120],"computer":[122,137],"architecture":[123,138],"digital":[125],"design.":[126],"has":[129,146],"been":[130],"used":[131],"twice":[132],"advanced":[135],"graduate":[136],"course":[139],"(CMU":[140],"18-744":[141],"Hardware":[142],"Systems":[143],"Engineering)":[144],"received":[147],"favorable":[148],"feedback":[149],"from":[150,166],"industry":[153],"recruiters.":[154],"handout":[157],"required":[159],"Verilog":[160],"source":[161],"files":[162],"can":[163],"downloaded":[165],"http://www.ece.cmu.edu/~jhoe/superscalar.":[167]},"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}