{"id":"https://openalex.org/W2074460075","doi":"https://doi.org/10.1145/1275182.1275205","title":"A hierarchical memory system environment","display_name":"A hierarchical memory system environment","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2074460075","doi":"https://doi.org/10.1145/1275182.1275205","mag":"2074460075"},"language":"en","primary_location":{"id":"doi:10.1145/1275182.1275205","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275182.1275205","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275182.1275205","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1998 workshop on Computer architecture education - WCAE '98","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1275182.1275205","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009415883","display_name":"Jovan Djordjevi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I4068193","display_name":"University of Belgrade","ror":"https://ror.org/02qsmb048","country_code":"RS","type":"education","lineage":["https://openalex.org/I4068193"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"J. Djordjevic","raw_affiliation_strings":["University of Belgrade, Belgrade, Yugoslavia","Univ. of Belgrade, Belgrade, Yugoslavia#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Belgrade, Belgrade, Yugoslavia","institution_ids":["https://openalex.org/I4068193"]},{"raw_affiliation_string":"Univ. of Belgrade, Belgrade, Yugoslavia#TAB#","institution_ids":["https://openalex.org/I4068193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083066313","display_name":"Aleksandar Milenkovi\u0107","orcid":"https://orcid.org/0000-0002-9359-4594"},"institutions":[{"id":"https://openalex.org/I4068193","display_name":"University of Belgrade","ror":"https://ror.org/02qsmb048","country_code":"RS","type":"education","lineage":["https://openalex.org/I4068193"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"A. Milenkovic","raw_affiliation_strings":["University of Belgrade, Belgrade, Yugoslavia","Univ. of Belgrade, Belgrade, Yugoslavia#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Belgrade, Belgrade, Yugoslavia","institution_ids":["https://openalex.org/I4068193"]},{"raw_affiliation_string":"Univ. of Belgrade, Belgrade, Yugoslavia#TAB#","institution_ids":["https://openalex.org/I4068193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045604979","display_name":"S. Prodanovic","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Prodanovic","raw_affiliation_strings":["Informatika, Belgrade, Yugoslavia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatika, Belgrade, Yugoslavia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1071,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.79428292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9531999826431274,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8355210423469543},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.7551862597465515},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.7030975818634033},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5049412846565247},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4970119297504425},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.466291606426239},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.4595029056072235},{"id":"https://openalex.org/keywords/demand-paging","display_name":"Demand paging","score":0.4448956549167633},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4287665784358978},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.41722697019577026},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.41256576776504517},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3921054005622864},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3548346757888794},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35297220945358276},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.3508839011192322},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.2897185683250427},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17322781682014465}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8355210423469543},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.7551862597465515},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.7030975818634033},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5049412846565247},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4970119297504425},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.466291606426239},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.4595029056072235},{"id":"https://openalex.org/C188873839","wikidata":"https://www.wikidata.org/wiki/Q5255045","display_name":"Demand paging","level":5,"score":0.4448956549167633},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4287665784358978},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.41722697019577026},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41256576776504517},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3921054005622864},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3548346757888794},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35297220945358276},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.3508839011192322},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.2897185683250427},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17322781682014465}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1275182.1275205","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275182.1275205","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275182.1275205","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1998 workshop on Computer architecture education - WCAE '98","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.43.2237","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.43.2237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://galeb.etf.bg.ac.yu/~emilenka/docs/wcaeisca98.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/1275182.1275205","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275182.1275205","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275182.1275205","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1998 workshop on Computer architecture education - WCAE '98","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2074460075.pdf","grobid_xml":"https://content.openalex.org/works/W2074460075.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W2026906612","https://openalex.org/W2074460075"],"related_works":["https://openalex.org/W4243333834","https://openalex.org/W2016036917","https://openalex.org/W1421493983","https://openalex.org/W2526783553","https://openalex.org/W1554378476","https://openalex.org/W2078640694","https://openalex.org/W2355566153","https://openalex.org/W310629987","https://openalex.org/W2993738027","https://openalex.org/W2744396853"],"abstract_inverted_index":{"The":[0,35,57],"paper":[1],"presents":[2],"an":[3],"environment":[4],"for":[5],"teaching":[6],"elements":[7],"of":[8,18,32,110],"a":[9,19,23,26,30,78,108],"computer":[10],"system":[11,38,77],"memory":[12,21,37,45,76],"hierarchy.":[13],"It":[14],"is":[15,39,90],"made":[16],"up":[17],"hierarchical":[20,36,75],"system,":[22],"reference":[24,58],"manual,":[25],"software":[27,79],"package":[28],"and":[29,46,53,69],"set":[31,109],"laboratory":[33,111],"experiments.":[34,112],"devised":[40,74],"to":[41,95,101],"cover":[42],"the":[43,50,54,65,73,83,87,98,102],"virtual":[44],"translation":[47],"lookaside":[48],"buffer,":[49],"cache":[51],"memory,":[52],"main":[55],"memory.":[56],"manual":[59],"provides":[60],"all":[61],"implementation":[62],"details":[63],"with":[64,86],"appropriate":[66],"circuits":[67],"drawings":[68],"detailed":[70],"descriptions.":[71],"For":[72],"package,":[80],"which":[81],"includes":[82],"graphical":[84],"simulator":[85],"accompanying":[88],"tools,":[89],"developed.":[91],"They":[92],"allow":[93],"one":[94],"carry":[96],"out":[97],"simulation":[99],"down":[100],"register":[103],"transfer":[104],"level":[105],"by":[106],"executing":[107]},"counts_by_year":[{"year":2016,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}