{"id":"https://openalex.org/W2042722795","doi":"https://doi.org/10.1145/1275182.1275192","title":"Using verilog HDL to teach computer architecture concepts","display_name":"Using verilog HDL to teach computer architecture concepts","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2042722795","doi":"https://doi.org/10.1145/1275182.1275192","mag":"2042722795"},"language":"en","primary_location":{"id":"doi:10.1145/1275182.1275192","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1275182.1275192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1998 workshop on Computer architecture education - WCAE '98","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102744122","display_name":"Daniel C. Hyde","orcid":"https://orcid.org/0000-0001-9888-5916"},"institutions":[{"id":"https://openalex.org/I131221577","display_name":"Bucknell University","ror":"https://ror.org/00fc1qt65","country_code":"US","type":"education","lineage":["https://openalex.org/I131221577"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel C. Hyde","raw_affiliation_strings":["Bucknell University, Lewisburg, PA"],"affiliations":[{"raw_affiliation_string":"Bucknell University, Lewisburg, PA","institution_ids":["https://openalex.org/I131221577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5102744122"],"corresponding_institution_ids":["https://openalex.org/I131221577"],"apc_list":null,"apc_paid":null,"fwci":2.1291,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86826208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"10","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9781000018119812,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8617070913314819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8031689524650574},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6253013610839844},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5365139842033386},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5108301639556885},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.49832892417907715},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4357545077800751},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.42326945066452026},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3304273188114166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27418601512908936},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19328609108924866},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16467159986495972}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8617070913314819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8031689524650574},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6253013610839844},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5365139842033386},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5108301639556885},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.49832892417907715},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4357545077800751},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.42326945066452026},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3304273188114166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27418601512908936},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19328609108924866},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16467159986495972},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1275182.1275192","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1275182.1275192","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1998 workshop on Computer architecture education - WCAE '98","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2364531466","https://openalex.org/W2383828164","https://openalex.org/W2148971169","https://openalex.org/W396164270","https://openalex.org/W2046114918","https://openalex.org/W2017995229","https://openalex.org/W2178815085","https://openalex.org/W2097369591","https://openalex.org/W1588719383","https://openalex.org/W200134462"],"abstract_inverted_index":{"Students":[0],"in":[1,12,59,64,126],"computer":[2,10,92],"architecture":[3],"courses,":[4],"especially":[5],"undergraduates,":[6],"need":[7],"to":[8,14,39,88,120],"design":[9,89],"components":[11,38,90],"order":[13],"gain":[15],"an":[16,72,85],"in-depth":[17],"understanding":[18],"of":[19,91],"architectural":[20,52,96],"concepts.":[21,97],"For":[22],"maximum":[23],"benefit,":[24],"students":[25,75],"must":[26],"be":[27],"active":[28],"learners,":[29],"engage":[30],"the":[31,102],"material":[32],"and":[33,84,94,129],"design,":[34],"i.":[35],"e.,":[36],"produce":[37],"meet":[40],"a":[41,56,65,77,111,116],"specific":[42],"need.":[43],"Unfortunately,":[44],"computers":[45],"have":[46],"become":[47],"so":[48],"sophisticated":[49],"that":[50],"designing":[51],"components,":[53],"e.":[54],"g.,":[55],"cache":[57],"memory,":[58],"hardware":[60,78],"is":[61],"not":[62],"feasible":[63],"one":[66],"semester":[67],"course.":[68],"This":[69],"paper":[70,117],"describes":[71],"approach":[73],"where":[74],"use":[76],"description":[79],"language":[80],"(HDL),":[81],"Verilog":[82,114],"HDL":[83],"associated":[86],"simulator,":[87],"systems":[93],"explore":[95],"To":[98],"support":[99],"this":[100],"approach,":[101],"author":[103],"has":[104],"developed":[105],"web-based":[106],"course":[107],"materials":[108],"which":[109],"include":[110],"manual":[112],"on":[113,118],"HDL,":[115],"how":[119],"realize":[121],"his":[122],"Verilog-based":[123],"computational":[124],"model":[125],"digital":[127],"circuits":[128],"twelve":[130],"structured":[131],"laboratory":[132],"exercises.":[133]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}