{"id":"https://openalex.org/W2056856300","doi":"https://doi.org/10.1145/1275143.1275151","title":"A VHDL conversion tool for logic equations with embedded D latches","display_name":"A VHDL conversion tool for logic equations with embedded D latches","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2056856300","doi":"https://doi.org/10.1145/1275143.1275151","mag":"2056856300"},"language":"en","primary_location":{"id":"doi:10.1145/1275143.1275151","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275143.1275151","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275143.1275151","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1995 workshop on Computer architecture education - WCAE-1 '95","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1275143.1275151","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084247618","display_name":"Donald F. Hanson","orcid":null},"institutions":[{"id":"https://openalex.org/I368840534","display_name":"University of Mississippi","ror":"https://ror.org/02teq1165","country_code":"US","type":"education","lineage":["https://openalex.org/I368840534","https://openalex.org/I4210141039"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Donald F. Hanson","raw_affiliation_strings":["University of Mississippi, University, MS","Univ. of Mississippi, University, MS#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Mississippi, University, MS","institution_ids":["https://openalex.org/I368840534"]},{"raw_affiliation_string":"Univ. of Mississippi, University, MS#TAB#","institution_ids":["https://openalex.org/I368840534"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5084247618"],"corresponding_institution_ids":["https://openalex.org/I368840534"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16096887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"8","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7273487448692322},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.625697672367096},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5971956849098206},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5803042054176331},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5459096431732178},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4972100555896759},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4859808385372162},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4659344553947449},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4578905999660492},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4466245770454407},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3581090569496155},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33902832865715027},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3370729088783264},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32530367374420166},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2518535852432251},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23127463459968567},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2010386884212494},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17548879981040955},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16932779550552368}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7273487448692322},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.625697672367096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5971956849098206},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5803042054176331},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5459096431732178},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4972100555896759},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4859808385372162},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4659344553947449},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4578905999660492},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4466245770454407},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3581090569496155},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33902832865715027},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3370729088783264},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32530367374420166},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2518535852432251},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23127463459968567},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2010386884212494},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17548879981040955},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16932779550552368},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1275143.1275151","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275143.1275151","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275143.1275151","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1995 workshop on Computer architecture education - WCAE-1 '95","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1275143.1275151","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1275143.1275151","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1275143.1275151","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1995 workshop on Computer architecture education - WCAE-1 '95","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338281","display_name":"Army Research Office","ror":"https://ror.org/05epdh915"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2056856300.pdf","grobid_xml":"https://content.openalex.org/works/W2056856300.grobid-xml"},"referenced_works_count":2,"referenced_works":["https://openalex.org/W2043573682","https://openalex.org/W2067213244"],"related_works":["https://openalex.org/W2622383884","https://openalex.org/W659242671","https://openalex.org/W2393637001","https://openalex.org/W2386022279","https://openalex.org/W1551512938","https://openalex.org/W2141681810","https://openalex.org/W3105918491","https://openalex.org/W378890350","https://openalex.org/W4372324531","https://openalex.org/W2977477462"],"abstract_inverted_index":{"Logic":[0],"equations":[1,66,80],"are":[2,54,96],"one":[3],"way":[4],"of":[5],"modeling":[6],"combinational":[7],"digital":[8],"hardware.":[9],"Pass":[10],"transistors":[11,43,53],"in":[12,81],"MOS":[13],"circuits":[14],"loaded":[15],"with":[16,57,67],"a":[17,23,83],"logic":[18,58,65],"gate":[19],"often":[20],"behave":[21],"as":[22],"D":[24,48,69],"latch.":[25],"In":[26,50,75],"reverse":[27],"engineering":[28],"the":[29,41,93],"6502":[30,94],"microprocessor,":[31],"it":[32],"was":[33,88],"discovered":[34],"that,":[35],"except":[36],"for":[37,64],"bi-directional":[38],"pass":[39,42,52],"transistors,":[40],"could":[44],"be":[45],"modeled":[46],"by":[47],"latches.":[49],"general,":[51],"embedded":[55,68],"along":[56],"gates.":[59],"A":[60],"hardware":[61],"description":[62],"language":[63],"latches,":[70],"called":[71],"DSH,":[72],"is":[73],"described.":[74],"order":[76],"to":[77,85],"simulate":[78],"these":[79],"VHDL,":[82],"DSH":[84],"VHDL":[86],"translator":[87],"written.":[89],"Finally,":[90],"examples":[91],"from":[92],"microprocessor":[95],"given.":[97]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}