{"id":"https://openalex.org/W1979830285","doi":"https://doi.org/10.1145/1274971.1275004","title":"Active memory operations","display_name":"Active memory operations","publication_year":2007,"publication_date":"2007-06-17","ids":{"openalex":"https://openalex.org/W1979830285","doi":"https://doi.org/10.1145/1274971.1275004","mag":"1979830285"},"language":"en","primary_location":{"id":"doi:10.1145/1274971.1275004","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1274971.1275004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st annual international conference on Supercomputing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087852871","display_name":"Zhen Fang","orcid":"https://orcid.org/0000-0003-0602-6255"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhen Fang","raw_affiliation_strings":["Intel Corp., Hillsboro, OR","Intel Corporation, Hillsboro, OR#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008977627","display_name":"Lixin Zhang","orcid":"https://orcid.org/0000-0001-6799-3586"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lixin Zhang","raw_affiliation_strings":["IBM Austin Research Lab, Austin, TX","IBM Austin Research Lab Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Lab, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Lab Austin, TX#TAB#","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007283828","display_name":"John B. Carter","orcid":"https://orcid.org/0000-0002-1395-0254"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John B. Carter","raw_affiliation_strings":["University of Utah, Salt Lake City, UT","University of Utah; Salt Lake City; UT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah; Salt Lake City; UT","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052533795","display_name":"Ali Ibrahim","orcid":"https://orcid.org/0000-0003-2485-5102"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ali Ibrahim","raw_affiliation_strings":["AMD, Santa Clara, CA","AMD, Santa Clara, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD, Santa Clara, CA","institution_ids":[]},{"raw_affiliation_string":"AMD, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102495993","display_name":"Michael Allen Parker","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael A. Parker","raw_affiliation_strings":["Cray, Inc., Chippewa Falls, WI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cray, Inc., Chippewa Falls, WI","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"232","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8263689279556274},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7358638048171997},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.7160776853561401},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6814345121383667},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6426519155502319},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6265792846679688},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5848543047904968},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5499517321586609},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5018513202667236},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4944121837615967},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4703310430049896},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.46592211723327637},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4578385353088379},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.45710405707359314},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4506417512893677},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4472264051437378},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.44374778866767883},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4383047819137573},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43589967489242554},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.42792823910713196},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.40613240003585815},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3852353096008301},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33260971307754517},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.28259626030921936},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.0815434455871582}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8263689279556274},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7358638048171997},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.7160776853561401},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6814345121383667},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6426519155502319},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6265792846679688},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5848543047904968},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5499517321586609},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5018513202667236},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4944121837615967},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4703310430049896},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.46592211723327637},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4578385353088379},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.45710405707359314},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4506417512893677},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4472264051437378},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.44374778866767883},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4383047819137573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43589967489242554},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.42792823910713196},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.40613240003585815},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3852353096008301},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33260971307754517},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.28259626030921936},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0815434455871582},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1274971.1275004","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1274971.1275004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st annual international conference on Supercomputing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":155,"referenced_works":["https://openalex.org/W61616906","https://openalex.org/W65024013","https://openalex.org/W130111774","https://openalex.org/W1483457469","https://openalex.org/W1487130678","https://openalex.org/W1492783156","https://openalex.org/W1495312391","https://openalex.org/W1508118400","https://openalex.org/W1522138262","https://openalex.org/W1525107379","https://openalex.org/W1552694545","https://openalex.org/W1555915743","https://openalex.org/W1558805549","https://openalex.org/W1570477871","https://openalex.org/W1604047876","https://openalex.org/W1665541490","https://openalex.org/W1708888577","https://openalex.org/W1751719679","https://openalex.org/W1760551737","https://openalex.org/W1847807943","https://openalex.org/W1937799376","https://openalex.org/W1983096721","https://openalex.org/W1986804682","https://openalex.org/W1994691947","https://openalex.org/W1997751072","https://openalex.org/W1999588960","https://openalex.org/W1999606255","https://openalex.org/W2001738739","https://openalex.org/W2009284929","https://openalex.org/W2010082999","https://openalex.org/W2015065468","https://openalex.org/W2032064326","https://openalex.org/W2032309817","https://openalex.org/W2034147186","https://openalex.org/W2037244283","https://openalex.org/W2037800116","https://openalex.org/W2047434043","https://openalex.org/W2051265155","https://openalex.org/W2054468361","https://openalex.org/W2054496292","https://openalex.org/W2064359039","https://openalex.org/W2066866933","https://openalex.org/W2068644217","https://openalex.org/W2069278684","https://openalex.org/W2069942366","https://openalex.org/W2074488431","https://openalex.org/W2075059680","https://openalex.org/W2076550955","https://openalex.org/W2081040934","https://openalex.org/W2086479094","https://openalex.org/W2087801709","https://openalex.org/W2093097249","https://openalex.org/W2095668603","https://openalex.org/W2098246574","https://openalex.org/W2098314020","https://openalex.org/W2098540801","https://openalex.org/W2098688018","https://openalex.org/W2099406459","https://openalex.org/W2100342411","https://openalex.org/W2100569141","https://openalex.org/W2100720297","https://openalex.org/W2102387714","https://openalex.org/W2103772475","https://openalex.org/W2105332698","https://openalex.org/W2106439303","https://openalex.org/W2106449576","https://openalex.org/W2106730910","https://openalex.org/W2108283760","https://openalex.org/W2108730429","https://openalex.org/W2108824541","https://openalex.org/W2109066397","https://openalex.org/W2110468472","https://openalex.org/W2110860124","https://openalex.org/W2110999128","https://openalex.org/W2111642243","https://openalex.org/W2111967617","https://openalex.org/W2112980698","https://openalex.org/W2114441957","https://openalex.org/W2114591121","https://openalex.org/W2114640218","https://openalex.org/W2115172404","https://openalex.org/W2117412152","https://openalex.org/W2120230074","https://openalex.org/W2120815613","https://openalex.org/W2123492060","https://openalex.org/W2123608497","https://openalex.org/W2126357937","https://openalex.org/W2126495708","https://openalex.org/W2127091535","https://openalex.org/W2127218913","https://openalex.org/W2127547524","https://openalex.org/W2130034571","https://openalex.org/W2130048397","https://openalex.org/W2131054871","https://openalex.org/W2131308327","https://openalex.org/W2132520482","https://openalex.org/W2132540527","https://openalex.org/W2136254372","https://openalex.org/W2137418704","https://openalex.org/W2138351227","https://openalex.org/W2138825797","https://openalex.org/W2140455011","https://openalex.org/W2141443190","https://openalex.org/W2141454441","https://openalex.org/W2142359094","https://openalex.org/W2143285027","https://openalex.org/W2143749395","https://openalex.org/W2144430894","https://openalex.org/W2144771673","https://openalex.org/W2145252892","https://openalex.org/W2145451976","https://openalex.org/W2147932103","https://openalex.org/W2148041475","https://openalex.org/W2148435977","https://openalex.org/W2148954445","https://openalex.org/W2149630066","https://openalex.org/W2149861845","https://openalex.org/W2150871158","https://openalex.org/W2150881394","https://openalex.org/W2151944050","https://openalex.org/W2152056423","https://openalex.org/W2152729639","https://openalex.org/W2152891576","https://openalex.org/W2153368178","https://openalex.org/W2153904572","https://openalex.org/W2154118576","https://openalex.org/W2154561646","https://openalex.org/W2154857344","https://openalex.org/W2155066383","https://openalex.org/W2155350341","https://openalex.org/W2155651153","https://openalex.org/W2156275124","https://openalex.org/W2156440470","https://openalex.org/W2156672769","https://openalex.org/W2157742927","https://openalex.org/W2158069650","https://openalex.org/W2158929733","https://openalex.org/W2159717773","https://openalex.org/W2160454978","https://openalex.org/W2163871568","https://openalex.org/W2163967521","https://openalex.org/W2164431468","https://openalex.org/W2164705534","https://openalex.org/W2168434784","https://openalex.org/W2170653240","https://openalex.org/W2171427778","https://openalex.org/W2171432528","https://openalex.org/W2189481802","https://openalex.org/W2264086856","https://openalex.org/W2294743625","https://openalex.org/W2770992271","https://openalex.org/W2913795363","https://openalex.org/W3138367763","https://openalex.org/W3144724025","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W3048967625","https://openalex.org/W2782503170","https://openalex.org/W4317815260","https://openalex.org/W4382407528","https://openalex.org/W2047684617","https://openalex.org/W4321458411","https://openalex.org/W1975698617","https://openalex.org/W2168550483","https://openalex.org/W4281924108"],"abstract_inverted_index":{"The":[0,16],"performance":[1],"of":[2,34,45,65,72,88],"modern":[3],"microprocessors":[4],"is":[5,18,90],"increasingly":[6],"limited":[7],"by":[8],"their":[9],"inability":[10],"to":[11,57,96],"hide":[12],"main":[13],"memory":[14,23,27,63,79],"latency.":[15],"problem":[17],"worse":[19],"in":[20,50],"large-scale":[21],"shared":[22],"systems,":[24],"where":[25],"remote":[26],"latencies":[28],"are":[29],"hundreds,":[30],"and":[31,58,77,81,92],"soon":[32],"thousands,":[33],"processor":[35,98],"cycles.":[36],"To":[37],"mitigate":[38],"this":[39],"problem,":[40],"we":[41],"propose":[42],"the":[43,61,97],"use":[44],"Active":[46],"Memory":[47],"Operations":[48],"(AMOs),":[49],"which":[51],"select":[52],"operations":[53],"can":[54,68],"be":[55],"sent":[56],"executed":[59],"on":[60],"home":[62],"controller":[64],"data.":[66],"AMOs":[67,89],"eliminate":[69],"significant":[70],"number":[71],"coherence":[73],"messages,":[74],"minimize":[75],"intranode":[76],"internode":[78],"traffic,":[80],"create":[82],"opportunities":[83],"for":[84],"parallelism.":[85],"Our":[86],"implementation":[87],"cache-coherent":[91],"requires":[93],"no":[94],"changes":[95],"core":[99],"or":[100],"DRAM":[101],"chips.":[102]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":21},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}