{"id":"https://openalex.org/W2093724808","doi":"https://doi.org/10.1145/1274971.1274992","title":"An L2-miss-driven early register deallocation for SMT processors","display_name":"An L2-miss-driven early register deallocation for SMT processors","publication_year":2007,"publication_date":"2007-06-17","ids":{"openalex":"https://openalex.org/W2093724808","doi":"https://doi.org/10.1145/1274971.1274992","mag":"2093724808"},"language":"en","primary_location":{"id":"doi:10.1145/1274971.1274992","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1274971.1274992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st annual international conference on Supercomputing","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034403616","display_name":"Joseph Sharkey","orcid":null},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Sharkey","raw_affiliation_strings":["State University of New York, Binghamton, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State University of New York, Binghamton, NY","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066100959","display_name":"Dmitry Ponomarev","orcid":"https://orcid.org/0009-0006-5656-2258"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dmitry Ponomarev","raw_affiliation_strings":["State University of New York, Binghamton, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State University of New York, Binghamton, NY","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123946342"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"138","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8605993986129761},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8417536020278931},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7380305528640747},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6871476173400879},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.6863049268722534},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5828368067741394},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5554125905036926},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5470349788665771},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5303521752357483},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4415620267391205},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.32694369554519653},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.323734313249588},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16835859417915344},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.1306009590625763}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8605993986129761},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8417536020278931},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7380305528640747},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6871476173400879},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.6863049268722534},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5828368067741394},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5554125905036926},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5470349788665771},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5303521752357483},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4415620267391205},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.32694369554519653},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.323734313249588},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16835859417915344},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1306009590625763},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1274971.1274992","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1274971.1274992","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st annual international conference on Supercomputing","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.155.2912","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.155.2912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.binghamton.edu/~dima/ics07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1549770887","https://openalex.org/W1868432933","https://openalex.org/W2010380683","https://openalex.org/W2032094184","https://openalex.org/W2057041476","https://openalex.org/W2105808473","https://openalex.org/W2106561538","https://openalex.org/W2106625514","https://openalex.org/W2112744811","https://openalex.org/W2113630514","https://openalex.org/W2118532220","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2123608497","https://openalex.org/W2128252715","https://openalex.org/W2129760904","https://openalex.org/W2134897181","https://openalex.org/W2137860371","https://openalex.org/W2140057257","https://openalex.org/W2145462867","https://openalex.org/W2148662141","https://openalex.org/W2149379863","https://openalex.org/W2153173314","https://openalex.org/W2153456949","https://openalex.org/W2160801071","https://openalex.org/W2168452045","https://openalex.org/W2168910052","https://openalex.org/W2173501262","https://openalex.org/W2189481802","https://openalex.org/W4252076096"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W1973060457","https://openalex.org/W2145067775"],"abstract_inverted_index":{"The":[0,104],"register":[1,32,47,188],"file":[2],"is":[3,74,174],"one":[4],"of":[5,14,30,42,91,140,158,161,182],"the":[6,12,28,40,79,84,88,97,118,129,134,137,165,169],"most":[7],"critical":[8],"datapath":[9],"components":[10],"limiting":[11],"number":[13],"threads":[15,67],"that":[16,38,68],"can":[17,49],"be":[18,50,102],"supported":[19],"on":[20],"a":[21,57],"Simultaneous":[22],"Multithreading":[23],"(SMT)":[24],"processor.":[25],"To":[26],"allow":[27],"use":[29],"smaller":[31],"files":[33],"without":[34,94,176],"degrading":[35],"performance,":[36],"techniques":[37],"maximize":[39],"efficiency":[41],"using":[43],"registers":[44,64,85,107],"through":[45],"aggressive":[46],"allocation/deallocation":[48],"considered.":[51],"In":[52],"this":[53],"paper,":[54],"we":[55],"propose":[56],"novel":[58],"technique":[59,146],"to":[60,66,87,101,115],"early":[61,105],"deallocate":[62],"physical":[63],"allocated":[65],"experience":[69],"L2":[70],"cache":[71,98],"misses.":[72],"This":[73,173],"accomplished":[75],"by":[76],"speculatively":[77],"committing":[78],"load-independent":[80],"instructions":[81,116],"and":[82,153],"deallocating":[83],"corresponding":[86],"previous":[89],"mappings":[90],"their":[92],"destinations,":[93],"waiting":[95],"for":[96,113],"miss":[99],"request":[100],"serviced.":[103],"deallocated":[106],"are":[108],"then":[109],"made":[110],"immediately":[111],"available":[112],"allocation":[114],"within":[117,124],"same":[119],"thread":[120],"as":[121,123],"well":[122],"other":[125],"threads,":[126],"thus":[127],"improving":[128],"overall":[130],"processor":[131],"throughput.":[132],"On":[133],"average":[135],"across":[136],"simulated":[138],"mixes":[139],"multiprogrammed":[141],"SPEC":[142],"2000":[143],"workloads,":[144],"our":[145],"results":[147],"in":[148,151,156],"33%":[149],"improvement":[150,155],"throughput":[152],"25%":[154],"terms":[157],"harmonic":[159],"mean":[160],"weighted":[162],"IPCs":[163],"over":[164],"baseline":[166],"SMT":[167],"with":[168],"state-of-the-art":[170],"DCRA":[171],"policy.":[172],"achieved":[175],"creating":[177],"checkpoints,":[178],"maintaining":[179],"per-register":[180],"counters":[181],"pending":[183],"consumers,":[184],"performing":[185],"tag":[186],"re-broadcasts,":[187],"re-mappings":[189],"and/or":[190],"additional":[191],"associative":[192],"searches.":[193]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}