{"id":"https://openalex.org/W2152752923","doi":"https://doi.org/10.1145/1274858.1274864","title":"Accurate and fast system-level power modeling","display_name":"Accurate and fast system-level power modeling","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2152752923","doi":"https://doi.org/10.1145/1274858.1274864","mag":"2152752923"},"language":"en","primary_location":{"id":"doi:10.1145/1274858.1274864","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1274858.1274864","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031873224","display_name":"Ankush Varma","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankush Varma","raw_affiliation_strings":["University of Maryland, College Park, Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["University of Maryland, College Park, Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023964704","display_name":"Eric Debes","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Debes","raw_affiliation_strings":["Intel Research Labs, Santa clare, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Research Labs, Santa clare, California","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019353034","display_name":"I. Kozintsev","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor Kozintsev","raw_affiliation_strings":["Intel Research Labs, Santa clare, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Research Labs, Santa clare, California","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043466976","display_name":"Paul Klein","orcid":"https://orcid.org/0000-0002-0141-3902"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Klein","raw_affiliation_strings":["Intel Research Labs, Santa clare, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Research Labs, Santa clare, California","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5731,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.846618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"6","issue":"4","first_page":"26","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8564362525939941},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6785722374916077},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6350306272506714},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6122116446495056},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5399472713470459},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4984405040740967},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.47056838870048523},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44725021719932556},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4373740553855896},{"id":"https://openalex.org/keywords/system-level-simulation","display_name":"System-level simulation","score":0.4208545684814453},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.24456730484962463},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17367643117904663},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11108630895614624}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8564362525939941},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6785722374916077},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6350306272506714},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6122116446495056},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5399472713470459},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4984405040740967},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.47056838870048523},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44725021719932556},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4373740553855896},{"id":"https://openalex.org/C2781207095","wikidata":"https://www.wikidata.org/wiki/Q24963836","display_name":"System-level simulation","level":2,"score":0.4208545684814453},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.24456730484962463},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17367643117904663},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11108630895614624},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1274858.1274864","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1274858.1274864","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W76554198","https://openalex.org/W1949412827","https://openalex.org/W1997249557","https://openalex.org/W2000419842","https://openalex.org/W2020216714","https://openalex.org/W2026345317","https://openalex.org/W2047210808","https://openalex.org/W2050796634","https://openalex.org/W2055713419","https://openalex.org/W2067965471","https://openalex.org/W2082266102","https://openalex.org/W2092951036","https://openalex.org/W2095862571","https://openalex.org/W2102727118","https://openalex.org/W2103144113","https://openalex.org/W2103402005","https://openalex.org/W2104225326","https://openalex.org/W2107410484","https://openalex.org/W2115751667","https://openalex.org/W2116629722","https://openalex.org/W2120429086","https://openalex.org/W2129663297","https://openalex.org/W2132930690","https://openalex.org/W2138625816","https://openalex.org/W2142773463","https://openalex.org/W2144293278","https://openalex.org/W2148740615","https://openalex.org/W2151174323","https://openalex.org/W2152016786","https://openalex.org/W2153248894","https://openalex.org/W2157275977","https://openalex.org/W2157774585","https://openalex.org/W2166297784","https://openalex.org/W2168435960","https://openalex.org/W2595412905","https://openalex.org/W2615865818","https://openalex.org/W3151213797","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2393747601","https://openalex.org/W2796337470","https://openalex.org/W2120385681","https://openalex.org/W2171605838","https://openalex.org/W3150983477","https://openalex.org/W2159507980","https://openalex.org/W4250441253","https://openalex.org/W2106138852","https://openalex.org/W2144666235","https://openalex.org/W2078180168"],"abstract_inverted_index":{"Accurate":[0],"and":[1,37,113,117,130,148],"fast":[2],"system":[3,28,50,75],"modeling":[4,52],"is":[5,60],"central":[6,23],"to":[7,32,78,144],"the":[8,85,101,114,160],"rapid":[9],"design":[10,63],"space":[11],"exploration":[12],"needed":[13],"for":[14,48,73,125],"embedded-system":[15],"design.":[16],"With":[17],"fast,":[18],"complex":[19,97],"SoCs":[20],"playing":[21],"a":[22,61,70,91,95,178],"role":[24],"in":[25],"such":[26,140],"systems,":[27],"designers":[29,143],"have":[30,45],"come":[31],"require":[33],"MIPS-range":[34],"simulation":[35,42,174],"speeds":[36,152,175],"near-cycle":[38],"accuracy.":[39,155],"The":[40],"sophisticated":[41],"frameworks":[43,77,141],"that":[44,139,159],"been":[46],"developed":[47],"high-speed":[49],"performance":[51,149],"do":[53],"not":[54],"address":[55,116],"power":[56,81,123,147,161],"consumption,":[57],"although":[58],"it":[59],"key":[62],"constraint.":[64],"In":[65],"this":[66,88],"paper,":[67],"we":[68],"define":[69],"simulation-based":[71],"methodology":[72,89],"extending":[74],"performance-modeling":[76],"also":[79],"include":[80],"modeling.":[82],"We":[83,120],"demonstrate":[84],"use":[86],"of":[87,94,127,168],"with":[90],"case":[92],"study":[93],"real,":[96],"embedded":[98,104],"system,":[99],"comprising":[100],"Intel":[102],"XScale\u00aeg":[103],"microprocessor,":[105],"its":[106],"WMMX\u2122":[107],"SIMD":[108],"coprocessor,":[109],"L1":[110],"caches,":[111],"SDRAM":[112],"on-board":[115],"data":[118],"buses.":[119],"describe":[121],"detailed":[122],"models":[124],"each":[126],"these":[128],"components":[129],"validate":[131],"them":[132],"against":[133],"physical":[134,169],"measurements":[135,170],"from":[136,171],"hardware,":[137,172],"demonstrating":[138],"enable":[142],"model":[145],"both":[146],"at":[150],"high":[151],"without":[153],"sacrificing":[154],"Our":[156],"results":[157],"indicate":[158],"estimates":[162],"obtained":[163],"are":[164],"accurate":[165],"within":[166],"5%":[167],"while":[173],"consistently":[176],"exceed":[177],"million":[179],"instructions":[180],"per":[181],"second":[182],"(MIPS).":[183]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}