{"id":"https://openalex.org/W1985539519","doi":"https://doi.org/10.1145/1272996.1273004","title":"Thread clustering","display_name":"Thread clustering","publication_year":2007,"publication_date":"2007-03-21","ids":{"openalex":"https://openalex.org/W1985539519","doi":"https://doi.org/10.1145/1272996.1273004","mag":"1985539519"},"language":"en","primary_location":{"id":"doi:10.1145/1272996.1273004","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1272996.1273004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071385812","display_name":"David Tam","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"David Tam","raw_affiliation_strings":["University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100663839","display_name":"Reza Azimi","orcid":"https://orcid.org/0000-0001-8477-6540"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Reza Azimi","raw_affiliation_strings":["University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033055304","display_name":"Michael Stumm","orcid":"https://orcid.org/0000-0002-9377-2493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Michael Stumm","raw_affiliation_strings":["University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071385812"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":18.7774,"has_fulltext":false,"cited_by_count":249,"citation_normalized_percentile":{"value":0.99559851,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8424865007400513},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7185570001602173},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7058584690093994},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6492815613746643},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6245601177215576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5278354287147522},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5121097564697266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46458178758621216},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44909510016441345},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34863778948783875}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8424865007400513},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7185570001602173},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7058584690093994},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6492815613746643},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6245601177215576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5278354287147522},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5121097564697266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46458178758621216},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44909510016441345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34863778948783875},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1272996.1273004","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1272996.1273004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W17403414","https://openalex.org/W163778977","https://openalex.org/W1532659787","https://openalex.org/W1583887828","https://openalex.org/W1661873201","https://openalex.org/W1796870311","https://openalex.org/W1855098165","https://openalex.org/W1992419399","https://openalex.org/W1995254820","https://openalex.org/W2041374386","https://openalex.org/W2060678419","https://openalex.org/W2077712195","https://openalex.org/W2096855138","https://openalex.org/W2103397328","https://openalex.org/W2103789410","https://openalex.org/W2111804126","https://openalex.org/W2116216124","https://openalex.org/W2126022651","https://openalex.org/W2134909974","https://openalex.org/W2138180780","https://openalex.org/W2155917287","https://openalex.org/W2163812255","https://openalex.org/W4238816702","https://openalex.org/W4246483066"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2374902472","https://openalex.org/W2010970156","https://openalex.org/W2153202644","https://openalex.org/W2105895556","https://openalex.org/W2733115356","https://openalex.org/W2377593213","https://openalex.org/W2170132667","https://openalex.org/W4235861380"],"abstract_inverted_index":{"The":[0],"major":[1],"chip":[2,7],"manufacturers":[3],"have":[4,29,48],"all":[5],"introduced":[6],"multiprocessing":[8],"(CMP)":[9],"and":[10,26,36,44,52,76],"simultaneous":[11],"multithreading":[12],"(SMT)":[13],"technology":[14],"into":[15],"their":[16],"processing":[17,50],"units.":[18],"As":[19],"a":[20,41,78,85],"result,":[21,79],"even":[22],"low-end":[23],"computing":[24],"systems":[25,46],"game":[27],"consoles":[28],"become":[30],"shared":[31],"memory":[32],"multiprocessors":[33],"with":[34,59],"L1":[35],"L2":[37],"cache":[38,74,93],"sharing":[39,62],"within":[40],"chip.":[42],"Mid-":[43],"large-scale":[45],"will":[47],"multiple":[49],"chips":[51],"hence":[53],"consist":[54],"of":[55,71],"an":[56],"SMP-CMP-SMT":[57],"configuration":[58],"non-uniform":[60],"data":[61],"overheads.":[63],"Current":[64],"operating":[65],"system":[66],"schedulers":[67],"are":[68],"not":[69],"aware":[70],"these":[72],"new":[73],"organizations,":[75],"as":[77],"distribute":[80],"threads":[81],"across":[82],"processors":[83],"in":[84],"way":[86],"that":[87],"causes":[88],"many":[89],"unnecessary,":[90],"long-latency":[91],"cross-chip":[92],"accesses.":[94]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":16},{"year":2016,"cited_by_count":13},{"year":2015,"cited_by_count":23},{"year":2014,"cited_by_count":14},{"year":2013,"cited_by_count":25},{"year":2012,"cited_by_count":39}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2016-06-24T00:00:00"}