{"id":"https://openalex.org/W1964164497","doi":"https://doi.org/10.1145/1255456.1255468","title":"A verification system for transient response of analog circuits","display_name":"A verification system for transient response of analog circuits","publication_year":2007,"publication_date":"2007-08-17","ids":{"openalex":"https://openalex.org/W1964164497","doi":"https://doi.org/10.1145/1255456.1255468","mag":"1964164497"},"language":"en","primary_location":{"id":"doi:10.1145/1255456.1255468","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255468","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028431859","display_name":"Tathagato Rai Dastidar","orcid":"https://orcid.org/0000-0002-8223-1333"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tathagato Rai Dastidar","raw_affiliation_strings":["Xaneda Technologies, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xaneda Technologies, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013205698","display_name":"P. P. Chakrabarti","orcid":"https://orcid.org/0000-0002-3553-8834"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. P. Chakrabarti","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8707,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.84417513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"12","issue":"3","first_page":"1","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7592554092407227},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6586203575134277},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5138792991638184},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5094941258430481},{"id":"https://openalex.org/keywords/computation-tree-logic","display_name":"Computation tree logic","score":0.49514976143836975},{"id":"https://openalex.org/keywords/ctl*","display_name":"CTL*","score":0.4537820816040039},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4397273659706116},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4367872178554535},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4229722023010254},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4106106460094452},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4065057635307312},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19609904289245605},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17520427703857422},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.07714220881462097}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7592554092407227},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6586203575134277},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5138792991638184},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5094941258430481},{"id":"https://openalex.org/C198008173","wikidata":"https://www.wikidata.org/wiki/Q1040040","display_name":"Computation tree logic","level":3,"score":0.49514976143836975},{"id":"https://openalex.org/C147969180","wikidata":"https://www.wikidata.org/wiki/Q5014579","display_name":"CTL*","level":4,"score":0.4537820816040039},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4397273659706116},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4367872178554535},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4229722023010254},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4106106460094452},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4065057635307312},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19609904289245605},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17520427703857422},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.07714220881462097},{"id":"https://openalex.org/C202751555","wikidata":"https://www.wikidata.org/wiki/Q221681","display_name":"In vitro","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C154317977","wikidata":"https://www.wikidata.org/wiki/Q376266","display_name":"Cytotoxic T cell","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1255456.1255468","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255468","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W80790317","https://openalex.org/W203600336","https://openalex.org/W1487141335","https://openalex.org/W1536945048","https://openalex.org/W1537946603","https://openalex.org/W1570732927","https://openalex.org/W1576278728","https://openalex.org/W1599033249","https://openalex.org/W1787074469","https://openalex.org/W2001289891","https://openalex.org/W2007635637","https://openalex.org/W2097451232","https://openalex.org/W2099120582","https://openalex.org/W2101508170","https://openalex.org/W2104439088","https://openalex.org/W2105199621","https://openalex.org/W2105233041","https://openalex.org/W2107164313","https://openalex.org/W2116394695","https://openalex.org/W2124778357","https://openalex.org/W2131441094","https://openalex.org/W2138839649","https://openalex.org/W2165961247","https://openalex.org/W2169895193","https://openalex.org/W2340735175","https://openalex.org/W2487561128","https://openalex.org/W2607159714","https://openalex.org/W2752885492","https://openalex.org/W2913459036","https://openalex.org/W2977679477"],"related_works":["https://openalex.org/W2178250883","https://openalex.org/W4285254379","https://openalex.org/W146107827","https://openalex.org/W1973554590","https://openalex.org/W1987761485","https://openalex.org/W4214723139","https://openalex.org/W2381825341","https://openalex.org/W2372104150","https://openalex.org/W1575138043","https://openalex.org/W2159970028"],"abstract_inverted_index":{"We":[0,25,98,155],"present":[1,157],"a":[2,27,71,81,145,185],"method":[3],"for":[4,15,36,43,55,148,159,193],"application":[5,51,127],"of":[6,17,21,52,57,60,70,94,122,128,163,166,172,187,197,207],"formal":[7],"techniques":[8],"like":[9],"model":[10,110,211,224],"checking":[11,14,160,194,212,225],"and":[12,88,138,150],"equivalence":[13,162,200,227],"validation":[16,56],"the":[18,90,116,123,161,205,208],"transient":[19,58,68,164],"response":[20,69,165],"nonlinear":[22,62],"analog":[23,37,48,63,96,134,168,175],"circuits.":[24,49,169],"propose":[26],"temporal":[28],"logic":[29,35],"called":[30],"Ana":[31,53,104,209,218],"CTL":[32,54,105,210,219],"(computational":[33],"tree":[34],"circuit":[38,72],"verification)":[39],"which":[40,114,203],"is":[41,65,78,136,144,201],"suitable":[42],"specifying":[44],"properties":[45],"specific":[46],"to":[47,102],"The":[50,67,126,170],"behavior":[59,171],"arbitrarily":[61],"circuits":[64,135,176],"presented.":[66],"under":[73],"all":[74],"possible":[75],"input":[76],"waveforms":[77],"represented":[79],"as":[80],"finite":[82],"state":[83,92],"machine":[84],"(FSM),":[85],"by":[86,119],"bounding":[87],"discretizing":[89],"continuous":[91],"space":[93],"an":[95],"circuit.":[97],"have":[99],"developed":[100],"algorithms":[101],"run":[103],"queries":[106],"on":[107,131],"this":[108,142],"discretized":[109],"using":[111],"search-based":[112],"methods":[113,130,158],"reduce":[115],"runtime":[117],"considerably":[118],"avoiding":[120],"creation":[121],"whole":[124],"FSM.":[125],"these":[129],"several":[132],"real-life":[133],"presented":[137,202],"we":[139,183],"show":[140],"that":[141],"system":[143],"useful":[146],"aid":[147],"detecting":[149],"debugging":[151],"early":[152],"design":[153],"errors.":[154],"also":[156],"two":[167,173],"different":[174,195],"can":[177,220],"rarely":[178],"be":[179,221],"exactly":[180],"similar.":[181],"Hence,":[182],"introduce":[184],"notion":[186],"approximate":[188,199],"equivalence.":[189],"A":[190],"query":[191],"language":[192],"notions":[196],"user-definable":[198],"extends":[204],"syntax":[206],"language.":[213],"In":[214],"its":[215],"extended":[216],"form,":[217],"used":[222],"combining":[223],"with":[226],"checking.":[228]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}