{"id":"https://openalex.org/W1969841268","doi":"https://doi.org/10.1145/1255456.1255467","title":"A functionality-directed clustering technique for low-power MTCMOS design\u2014computation of simultaneously discharging current","display_name":"A functionality-directed clustering technique for low-power MTCMOS design\u2014computation of simultaneously discharging current","publication_year":2007,"publication_date":"2007-08-17","ids":{"openalex":"https://openalex.org/W1969841268","doi":"https://doi.org/10.1145/1255456.1255467","mag":"1969841268"},"language":"en","primary_location":{"id":"doi:10.1145/1255456.1255467","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255467","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006090002","display_name":"Ang-Chih Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ang-Chih Hsieh","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R. O. C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R. O. C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034520910","display_name":"Tzu-Teng Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tzu-Teng Lin","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R. O. C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R. O. C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031145191","display_name":"Tsuang-Wei Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsuang-Wei Chang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R. O. C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R. O. C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043578401","display_name":"TingTing Hwang","orcid":"https://orcid.org/0000-0002-7206-560X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tingting Hwang","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan, R. O. C"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan, R. O. C","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006090002"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71196658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"3","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.771390438079834},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.742048978805542},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5506271719932556},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.546047031879425},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5286158919334412},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4983675479888916},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4383343458175659},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.41143161058425903},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36989545822143555},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36146819591522217},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3042582869529724},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29501068592071533},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2631359100341797},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11827892065048218},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09176456928253174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08875289559364319}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.771390438079834},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.742048978805542},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5506271719932556},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.546047031879425},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5286158919334412},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4983675479888916},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4383343458175659},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.41143161058425903},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36989545822143555},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36146819591522217},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3042582869529724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29501068592071533},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2631359100341797},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11827892065048218},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09176456928253174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08875289559364319},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1255456.1255467","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255467","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1736502522","display_name":null,"funder_award_id":"NSC-95-2220-E-007-003NSC-95-2220-E-007-019","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"},{"id":"https://openalex.org/G7036458400","display_name":null,"funder_award_id":"96-EC-17-A-01-S1-038","funder_id":"https://openalex.org/F4320322835","funder_display_name":"Ministry of Economic Affairs"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"},{"id":"https://openalex.org/F4320322835","display_name":"Ministry of Economic Affairs","ror":"https://ror.org/042ge0913"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1483017465","https://openalex.org/W1974980293","https://openalex.org/W2004306407","https://openalex.org/W2004934210","https://openalex.org/W2095816730","https://openalex.org/W2103227017","https://openalex.org/W2114621701","https://openalex.org/W2115403662","https://openalex.org/W2138858358","https://openalex.org/W2140210510","https://openalex.org/W2149898688","https://openalex.org/W2150032780","https://openalex.org/W2151477922","https://openalex.org/W2162051978","https://openalex.org/W2168126808","https://openalex.org/W2607159714","https://openalex.org/W4248932542"],"related_works":["https://openalex.org/W1900707063","https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2164005033","https://openalex.org/W2105743938","https://openalex.org/W2886135960","https://openalex.org/W2170979950"],"abstract_inverted_index":{"Multithreshold":[0],"CMOS":[1],"(MTCMOS)":[2],"is":[3,17,25,33,65,231,270,281,314],"a":[4,22,111,213,234,273],"circuit":[5,24,37,112],"style":[6],"that":[7,127,173,189,215,250,290],"can":[8,39,194],"effectively":[9],"reduce":[10],"leakage":[11],"power":[12,48],"consumption.":[13],"Sleep":[14],"transistor":[15,32,53,63,94],"sizing":[16],"the":[18,28,36,44,51,57,61,76,108,118,121,138,183,186,190,204,221,251,263,278,284,291,302,318],"key":[19],"issue":[20],"when":[21],"MTCMOS":[23],"designed.":[26],"If":[27],"size":[29,64,95],"of":[30,50,75,110,115,123,143,198,203,206,245,304],"sleep":[31,52,62,93,158,208,246],"large":[34],"enough,":[35],"performance":[38,72],"surely":[40],"be":[41,70,180],"maintained":[42],"but":[43],"area":[45,259,300],"and":[46,164],"dynamic":[47],"consumption":[49],"may":[54,134],"increase.":[55],"On":[56],"other":[58],"hand,":[59],"if":[60],"too":[66],"small,":[67],"there":[68],"will":[69,179],"significant":[71],"degradation":[73],"because":[74],"increased":[77],"resistance":[78],"to":[79,91,150,153,156,212],"ground.":[80],"Previous":[81],"approaches":[82,105],"[Kao":[83],"et":[84,88],"al.":[85,89],"1998;":[86],"Anis":[87],"2002]":[90],"designing":[92],"are":[96,227],"based":[97],"mainly":[98],"on":[99],"mutually-exclusive":[100],"discharge":[101,136],"patterns.":[102],"However,":[103],"these":[104],"considered":[106],"only":[107],"topology":[109,163,239,264],"(i.e.,":[113],"interconnections":[114],"nodes":[116],"in":[117,141,201,283,299,307],"circuit-graph":[119],"saving":[120],"functionality":[122,165,252],"node).":[124],"We":[125],"observed":[126],"any":[128],"two":[129,224],"possible":[130],"simultaneously":[131],"switching":[132],"gates":[133],"not":[135,217],"at":[137,301],"same":[139],"time":[140],"terms":[142,202],"functionality.":[144,219],"Thus,":[145],"we":[146],"propose":[147],"an":[148,196],"algorithm":[149,172,254,276,294],"determine":[151],"how":[152],"cluster":[154],"cells":[155],"share":[157],"transistors,":[159],"while":[160],"taking":[161],"both":[162],"into":[166,177],"consideration.":[167],"Moreover,":[168],"one":[169],"placement":[170,225,236,274,280,286,292],"refinement":[171,275,293],"takes":[174],"clustering":[175,192,319],"information":[176],"account":[178],"presented.":[181],"At":[182,220],"logic":[184],"level,":[185,223],"results":[187,226],"show":[188],"proposed":[191],"method":[193,214],"achieve":[195],"average":[197],"22%":[199],"reduction":[200,298,313],"number":[205],"unit-size":[207],"transistors":[209],"as":[210,260],"compared":[211,261],"does":[216],"consider":[218],"physical":[222],"discussed.":[228],"The":[229,267],"first":[230,285],"produced":[232,271],"by":[233,272,316],"traditional":[235],"tool":[237],"plus":[238],"check":[240,253,265],"(functionality":[241],"check)":[242],"for":[243],"insertion":[244],"transistors.":[247],"It":[248,288],"shows":[249,289],"produces":[255],"9%":[256],"less":[257],"chip":[258],"with":[262],"algorithm.":[266],"second":[268],"result":[269],"where":[277],"initial":[279],"done":[282],"experiment.":[287],"achieves":[295],"5%":[296],"more":[297],"expense":[303],"4%":[305],"increase":[306],"wire":[308],"length.":[309],"Totally,":[310],"around":[311],"14%":[312],"achieved":[315],"utilizing":[317],"information.":[320]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}