{"id":"https://openalex.org/W2130770024","doi":"https://doi.org/10.1145/1255456.1255463","title":"HW-SW emulation framework for temperature-aware design in MPSoCs","display_name":"HW-SW emulation framework for temperature-aware design in MPSoCs","publication_year":2007,"publication_date":"2007-08-17","ids":{"openalex":"https://openalex.org/W2130770024","doi":"https://doi.org/10.1145/1255456.1255463","mag":"2130770024"},"language":"en","primary_location":{"id":"doi:10.1145/1255456.1255463","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255463","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/105067","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"David Atienza","raw_affiliation_strings":["DACYA\u2014UCM and LSI\u2014EPFL, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"DACYA\u2014UCM and LSI\u2014EPFL, Madrid, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050340889","display_name":"Pablo Valle","orcid":"https://orcid.org/0000-0002-0588-316X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pablo G. Del Valle","raw_affiliation_strings":["DACYA\u2014UCM and LSI\u2014EPFL, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"DACYA\u2014UCM and LSI\u2014EPFL, Madrid, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064736417","display_name":"Giacomo Paci","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giacomo Paci","raw_affiliation_strings":["DEIS\u2014University of Bologna, Bologna-Partita IVA, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS\u2014University of Bologna, Bologna-Partita IVA, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068700158","display_name":"Francesco Poletti","orcid":"https://orcid.org/0000-0002-1000-3083"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Poletti","raw_affiliation_strings":["DEIS\u2014University of Bologna, Bologna-Partita IVA, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS\u2014University of Bologna, Bologna-Partita IVA, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS\u2014University of Bologna, Bologna-Partita IVA, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS\u2014University of Bologna, Bologna-Partita IVA, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["LSI\u2014Ecole Polytechnique Federale de Lausanne (EPFL), Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI\u2014Ecole Polytechnique Federale de Lausanne (EPFL), Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020729196","display_name":"J.M. Mend\u0131\u0301as","orcid":"https://orcid.org/0000-0003-2142-338X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose M. Mendias","raw_affiliation_strings":["DACYA\u2014Complutense University of Madrid (UCM), Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"DACYA\u2014Complutense University of Madrid (UCM), Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011649907","display_name":"R. Hermida","orcid":"https://orcid.org/0000-0002-8022-6098"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Roman Hermida","raw_affiliation_strings":["DACYA\u2014Complutense University of Madrid (UCM), Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"DACYA\u2014Complutense University of Madrid (UCM), Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5074236306"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.4104,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.95493254,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"12","issue":"3","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.969078004360199},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8718340396881104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.840861976146698},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7034225463867188},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5533763766288757},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5121409893035889},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5083267092704773},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.49208229780197144},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.426664263010025},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41229304671287537},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2586906850337982}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.969078004360199},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8718340396881104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.840861976146698},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7034225463867188},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5533763766288757},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5121409893035889},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5083267092704773},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.49208229780197144},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.426664263010025},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41229304671287537},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2586906850337982},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1255456.1255463","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255463","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.94.4956","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.94.4956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/105067/files/TODAES2007-a26-atienza.pdf","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/49208","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/49208","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:infoscience.epfl.ch:105067","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/105067","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:105067","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/105067","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"research article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1063897233","display_name":null,"funder_award_id":"20021-109450/1","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4109751369","display_name":null,"funder_award_id":"1188","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1580327099","https://openalex.org/W1970939331","https://openalex.org/W1993700253","https://openalex.org/W2014853465","https://openalex.org/W2025816492","https://openalex.org/W2060967598","https://openalex.org/W2098228187","https://openalex.org/W2100404320","https://openalex.org/W2118955652","https://openalex.org/W2120635877","https://openalex.org/W2122593349","https://openalex.org/W2130513448","https://openalex.org/W2135948795","https://openalex.org/W2140250706","https://openalex.org/W2143949110","https://openalex.org/W2152165066","https://openalex.org/W2153300182","https://openalex.org/W2156475585","https://openalex.org/W2162036023","https://openalex.org/W2168674602","https://openalex.org/W3158390849","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W53262038","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W1973069902","https://openalex.org/W2169248084","https://openalex.org/W2091330445","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2002682434","https://openalex.org/W2051542972"],"abstract_inverted_index":{"New":[0],"tendencies":[1],"envisage":[2],"multiprocessor":[3],"systems-on-chips":[4],"(MPSoCs)":[5],"as":[6,20,89,114],"a":[7,59,67,123],"promising":[8],"solution":[9],"for":[10,44],"the":[11,37,42,71,80,90,98,131,138,142,149],"consumer":[12],"electronics":[13],"market.":[14],"MPSoCs":[15,45],"are":[16,112],"complex":[17],"to":[18,93,116,170],"design,":[19],"they":[21],"must":[22],"execute":[23],"multiple":[24],"applications":[25],"(games,":[26],"video)":[27],"while":[28],"meeting":[29],"additional":[30],"design":[31,81],"constraints":[32],"(energy":[33],"consumption,":[34],"time-to-market).":[35],"Moreover,":[36],"rise":[38],"of":[39,70,74,97,133,148,155,164,167],"temperature":[40,132],"in":[41,79,122],"die":[43],"can":[46],"seriously":[47],"affect":[48],"their":[49],"final":[50,75,146],"performance":[51],"and":[52,145],"reliability.":[53],"In":[54],"this":[55],"article,":[56],"we":[57],"present":[58],"new":[60],"hardware-software":[61],"emulation":[62,88],"framework":[63,85],"that":[64,111],"allows":[65],"designers":[66],"complete":[68],"exploration":[69],"thermal":[72,119,157],"behavior":[73],"MPSoC":[76,100,172],"designs":[77],"early":[78],"flow.":[82],"The":[83],"proposed":[84],"uses":[86],"FPGA":[87],"key":[91],"element":[92],"model":[94],"hardware":[95],"components":[96],"considered":[99],"platform":[101],"at":[102,129],"multimegahertz":[103],"speeds.":[104],"It":[105],"automatically":[106],"extracts":[107],"detailed":[108],"system":[109,144],"statistics":[110,140],"used":[113],"input":[115],"our":[117],"software":[118],"library":[120,127],"running":[121],"host":[124],"computer.":[125],"This":[126,151],"calculates":[128],"runtime":[130],"on-chip":[134],"components,":[135],"based":[136],"on":[137],"collected":[139],"from":[141],"emulated":[143],"floorplan":[147],"MPSoC.":[150],"enables":[152],"fast":[153],"testing":[154],"various":[156],"management":[158],"techniques.":[159],"Our":[160],"results":[161],"show":[162],"speedups":[163],"three":[165],"orders":[166],"magnitude":[168],"compared":[169],"cycle-accurate":[171],"simulators.":[173]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}