{"id":"https://openalex.org/W1985142635","doi":"https://doi.org/10.1145/1255456.1255459","title":"A framework for heterogeneous specification and design of electronic embedded systems in SystemC","display_name":"A framework for heterogeneous specification and design of electronic embedded systems in SystemC","publication_year":2007,"publication_date":"2007-08-17","ids":{"openalex":"https://openalex.org/W1985142635","doi":"https://doi.org/10.1145/1255456.1255459","mag":"1985142635"},"language":"en","primary_location":{"id":"doi:10.1145/1255456.1255459","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255459","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101860196","display_name":"Fernando Herrera","orcid":"https://orcid.org/0000-0001-7016-7891"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Fernando Herrera","raw_affiliation_strings":["University of Cantabria, Cantabria, Spain"],"affiliations":[{"raw_affiliation_string":"University of Cantabria, Cantabria, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032788928","display_name":"Eugenio Villar","orcid":"https://orcid.org/0000-0002-6541-6176"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eugenio Villar","raw_affiliation_strings":["University of Cantabria, Cantabria, Spain"],"affiliations":[{"raw_affiliation_string":"University of Cantabria, Cantabria, Spain","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101860196"],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":6.6499,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.96590118,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"12","issue":"3","first_page":"1","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9816844463348389},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9058215022087097},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6136205196380615},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.5784167647361755},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.5422166585922241},{"id":"https://openalex.org/keywords/system-requirements-specification","display_name":"System requirements specification","score":0.4908447861671448},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.46229642629623413},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4546017348766327},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4215160012245178},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.40202754735946655},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38416507840156555},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36449939012527466},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3541426658630371},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.23777362704277039},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.22525101900100708}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9816844463348389},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9058215022087097},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6136205196380615},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.5784167647361755},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.5422166585922241},{"id":"https://openalex.org/C84651959","wikidata":"https://www.wikidata.org/wiki/Q17052506","display_name":"System requirements specification","level":2,"score":0.4908447861671448},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46229642629623413},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4546017348766327},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4215160012245178},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.40202754735946655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38416507840156555},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36449939012527466},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3541426658630371},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.23777362704277039},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.22525101900100708},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1255456.1255459","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1255456.1255459","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W55606663","https://openalex.org/W66605171","https://openalex.org/W171087419","https://openalex.org/W1484963182","https://openalex.org/W1530170095","https://openalex.org/W1536710422","https://openalex.org/W1542768242","https://openalex.org/W1582918519","https://openalex.org/W1583548393","https://openalex.org/W1597755753","https://openalex.org/W2004386163","https://openalex.org/W2035784306","https://openalex.org/W2101431901","https://openalex.org/W2108513434","https://openalex.org/W2110134206","https://openalex.org/W2114123611","https://openalex.org/W2119355229","https://openalex.org/W2120431055","https://openalex.org/W2125436261","https://openalex.org/W2127044011","https://openalex.org/W2148740615","https://openalex.org/W2150408604","https://openalex.org/W2150871235","https://openalex.org/W2159542925","https://openalex.org/W2176300081","https://openalex.org/W2481725867","https://openalex.org/W4211008702","https://openalex.org/W4247146546","https://openalex.org/W4253669045","https://openalex.org/W4285719527","https://openalex.org/W6630621488","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W2170029576","https://openalex.org/W2106165004","https://openalex.org/W2078968715","https://openalex.org/W2359630088","https://openalex.org/W2183112820","https://openalex.org/W2388100958","https://openalex.org/W2046352736","https://openalex.org/W1985142635","https://openalex.org/W2028583644","https://openalex.org/W2536080827"],"abstract_inverted_index":{"This":[0,26,98],"work":[1],"proposes":[2,120],"a":[3,136],"methodology":[4,47,119,134,168],"which":[5,91],"enables":[6],"heterogeneous":[7,61,183],"specification":[8,46,63,118,180],"of":[9,18,23,41,58,79,114,123,139,149,156,181],"complex,":[10,182],"electronic":[11,42],"systems":[12,185],"in":[13,30,102,142],"SystemC":[14,52,59,93,112],"supporting":[15,186],"the":[16,35,51,56,74,87,92,106,111,121,133,143,154,157,162,179],"integration":[17,138],"components":[19],"under":[20],"different":[21],"models":[22],"computation":[24],"(MoCs).":[25],"feature":[27],"is":[28,48,64,73,96,100,151],"necessary":[29],"order":[31,103],"to":[32,70,104,175],"deal":[33],"with":[34],"growing":[36],"complexity,":[37],"concurrency,":[38],"and":[39,76,125,169,194],"heterogeneity":[40],"embedded":[43,184],"systems.":[44],"The":[45,67,117,167],"based":[49],"on":[50,90],"standard":[53],"language.":[54,158],"Nevertheless,":[55],"use":[57],"for":[60,178],"system":[62,145],"not":[65],"straightforward.":[66],"first":[68],"problem":[69],"be":[71,176],"addressed":[72],"efficient":[75],"predictable":[77],"mapping":[78,99],"untimed":[80],"events":[81],"required":[82,127],"by":[83,110,128],"abstract":[84],"MoCs":[85,141],"over":[86],"discrete-event":[88],"MoC":[89],"simulation":[94,107],"kernel":[95],"based.":[97],"essential":[101,187],"understand":[105],"results":[108],"provided":[109,152],"model":[113],"those":[115],"MoCs.":[116],"set":[122,148],"rules":[124],"guidelines":[126],"each":[129],"specific":[130],"MoC.":[131],"Moreover,":[132],"supports":[135],"smooth":[137],"several":[140],"same":[144],"specification.":[146],"A":[147],"facilities":[150,160],"covering":[153],"deficiencies":[155],"These":[159],"constitute":[161],"methodology-specific":[163],"library":[164,171],"called":[165],"HetSC.":[166],"associated":[170],"have":[172],"been":[173],"demonstrated":[174],"useful":[177],"design":[188],"tasks":[189],"such":[190],"as":[191],"performance":[192],"analysis":[193],"SW":[195],"generation.":[196]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}