{"id":"https://openalex.org/W2003072113","doi":"https://doi.org/10.1145/1254882.1254930","title":"Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium\u00ae architecture","display_name":"Comparative characterization of SPEC CPU2000 and CPU2006 on Itanium\u00ae architecture","publication_year":2007,"publication_date":"2007-06-12","ids":{"openalex":"https://openalex.org/W2003072113","doi":"https://doi.org/10.1145/1254882.1254930","mag":"2003072113"},"language":"en","primary_location":{"id":"doi:10.1145/1254882.1254930","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1254882.1254930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047988079","display_name":"Arun Kejariwal","orcid":"https://orcid.org/0009-0006-6172-2973"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arun Kejariwal","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036037219","display_name":"Gerolf F. Hoflehner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Gerolf F. Hoflehner","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039737480","display_name":"Darshan Desai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Darshan Desai","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103555944","display_name":"Daniel M. Lavery","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Daniel M. Lavery","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102229114","display_name":"Alexandru Nicolau","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexandru Nicolau","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110285605","display_name":"Alexander V. Veidenbaum","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander V. Veidenbaum","raw_affiliation_strings":["University of California, Irvine","[University of California, Irvine]"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"[University of California, Irvine]","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5047988079"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60910627,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.9849245548248291},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8034581542015076},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7304660081863403},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.6021593809127808},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5778820514678955},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45015212893486023},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.44391492009162903},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.41950395703315735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3949730396270752},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16800421476364136}],"concepts":[{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.9849245548248291},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8034581542015076},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7304660081863403},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.6021593809127808},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5778820514678955},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45015212893486023},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.44391492009162903},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.41950395703315735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3949730396270752},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16800421476364136},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1254882.1254930","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1254882.1254930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2052839611","https://openalex.org/W2160401437"],"related_works":["https://openalex.org/W3082894236","https://openalex.org/W2142488884","https://openalex.org/W1838930658","https://openalex.org/W2186315912","https://openalex.org/W4252566889","https://openalex.org/W2066278930","https://openalex.org/W2040766944","https://openalex.org/W2065536872","https://openalex.org/W2160401437","https://openalex.org/W2748343979"],"abstract_inverted_index":{"Recently":[0],"SPEC1":[1],"released":[2],"the":[3,26,33,43,46,49,60,70,73,99],"next":[4],"generation":[5],"of":[6,25,35,48,75,81],"its":[7,84],"CPU":[8,63],"benchmark,":[9],"widely":[10],"used":[11],"by":[12],"compiler":[13],"writers":[14],"and":[15,83,113],"architects":[16],"for":[17,23],"measuring":[18],"processor":[19],"performance.":[20],"This":[21],"calls":[22],"characterization":[24,80],"applications":[27,50],"in":[28,45,69,117],"SPEC":[29,62],"CPU2006":[30,82],"to":[31,54,72],"guide":[32],"design":[34],"future":[36],"microprocessors.":[37],"In":[38,94],"addition,":[39],"it":[40],"necessitates":[41],"assessing":[42],"change":[44],"characteristics":[47],"from":[51],"one":[52],"suite":[53],"another.":[55],"Although":[56],"similar":[57],"studies":[58],"using":[59],"retired":[61],"benchmark":[64],"suites":[65],"have":[66],"been":[67,90],"done":[68,91],"past,":[71],"best":[74],"our":[76],"knowledge,":[77],"a":[78],"thorough":[79],"comparison":[85],"with":[86],"CPU2000":[87],"has":[88],"not":[89],"so":[92],"far.":[93],"this":[95],"paper,":[96],"we":[97,102],"present":[98],"above;":[100],"specifically,":[101],"analyze":[103],"IPC":[104],"(instructions":[105],"per":[106],"cycle),":[107],"L1,":[108],"L2":[109],"data":[110],"cache":[111],"misses":[112],"branch":[114],"prediction,":[115],"especially":[116],"CPU2006.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}