{"id":"https://openalex.org/W2030045672","doi":"https://doi.org/10.1145/1254766.1254793","title":"Enabling compiler flow for embedded VLIW DSP processors with distributed register files","display_name":"Enabling compiler flow for embedded VLIW DSP processors with distributed register files","publication_year":2007,"publication_date":"2007-06-13","ids":{"openalex":"https://openalex.org/W2030045672","doi":"https://doi.org/10.1145/1254766.1254793","mag":"2030045672"},"language":"en","primary_location":{"id":"doi:10.1145/1254766.1254793","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1254766.1254793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044318333","display_name":"Chung-Kai Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chung-Kai Chen","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082832192","display_name":"Ling-Hua Tseng","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ling-Hua Tseng","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112312712","display_name":"Shih-Chang Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chang Chen","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028091071","display_name":"Young-Jia Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Young-Jia Lin","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059393275","display_name":"Yi\u2010Ping You","orcid":"https://orcid.org/0000-0002-4455-3147"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ping You","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037919238","display_name":"Chia\u2010Han Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Han Lu","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038803698","display_name":"Jenq\u2010Kuen Lee","orcid":"https://orcid.org/0000-0001-9919-6258"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jenq-Kuen Lee","raw_affiliation_strings":["National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5044318333"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":1.5883,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83553135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"146","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9597572684288025},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.879378080368042},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8749979734420776},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7596059441566467},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.7113693952560425},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6759526133537292},{"id":"https://openalex.org/keywords/texas-instruments-davinci","display_name":"Texas Instruments DaVinci","score":0.5941757559776306},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.47958555817604065},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4570912718772888},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4377979338169098},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.42970070242881775},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4144706130027771},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.41325676441192627},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.3776332437992096},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.35235628485679626},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3450360894203186},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26389995217323303},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24565273523330688},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.08507075905799866},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.06576952338218689}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9597572684288025},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.879378080368042},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8749979734420776},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7596059441566467},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.7113693952560425},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6759526133537292},{"id":"https://openalex.org/C45549533","wikidata":"https://www.wikidata.org/wiki/Q7707766","display_name":"Texas Instruments DaVinci","level":4,"score":0.5941757559776306},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.47958555817604065},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4570912718772888},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4377979338169098},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.42970070242881775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4144706130027771},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.41325676441192627},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.3776332437992096},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.35235628485679626},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3450360894203186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26389995217323303},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24565273523330688},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.08507075905799866},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.06576952338218689},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1254766.1254793","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1254766.1254793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.486.770","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.486.770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://people.cs.nctu.edu.tw/~ypyou/p146-chen.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1505156730","https://openalex.org/W2095798192","https://openalex.org/W2099206054","https://openalex.org/W2141173785","https://openalex.org/W2142682265","https://openalex.org/W2164775088","https://openalex.org/W3185000018"],"related_works":["https://openalex.org/W18945967","https://openalex.org/W2045503187","https://openalex.org/W2136520452","https://openalex.org/W1513982523","https://openalex.org/W3022691489","https://openalex.org/W2145456033","https://openalex.org/W4244928472","https://openalex.org/W2085645834","https://openalex.org/W2165125411","https://openalex.org/W3022819336"],"abstract_inverted_index":{"High-performance":[0],"and":[1,15,21,32,102,114],"low-power":[2],"VLIW":[3,26,125,142],"DSP":[4,27,78,126,131,143],"processors":[5,144],"are":[6,36],"in-creasingly":[7],"deployed":[8],"on":[9,120],"embedded":[10,124,141],"devices":[11],"to":[12,39,89],"process":[13],"video":[14],"multimedia":[16],"applications.":[17],"For":[18],"reducing":[19],"power":[20],"cost":[22],"in":[23,46,96,106,154],"designs":[24],"of":[25,43,93,109,136],"processors,":[28],"distributed":[29,81,99,146],"register":[30,34,47,82,100,104,147],"files":[31,101,105,148],"multi-bank":[33,103],"architectures":[35],"being":[37],"adopted":[38],"eliminate":[40],"the":[41,66,107,129,134,137],"amount":[42],"read/write":[44],"ports":[45],"files.":[48,83],"This":[49],"presents":[50],"new":[51],"challenges":[52],"for":[53,58,70,140],"devising":[54],"compiler":[55,67,94],"optimization":[56,68],"schemes":[57,153],"such":[59],"architectures.":[60],"In":[61],"this":[62],"paper,":[63],"we":[64],"address":[65,90],"issues":[69],"PAC":[71,130],"ar-chitecture,":[72],"which":[73],"is":[74],"a":[75,121],"5-way":[76],"issue":[77],"processor":[79],"with":[80,98,145],"We":[84],"present":[85],"an":[86],"integrated":[87],"flow":[88,116],"several":[91],"phases":[92],"optimizations":[95],"interacting":[97],"layer":[108],"instruc-tion":[110],"scheduling,":[111],"software":[112],"pipelining,":[113],"data":[115],"optimizations.":[117],"Our":[118],"experiments":[119],"novel":[122],"32-bit":[123],"(known":[127],"as":[128],"core)":[132],"exhibit":[133],"state":[135],"art":[138],"performance":[139],"by":[149],"incorporating":[150],"our":[151],"proposed":[152],"compilers.":[155]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}