{"id":"https://openalex.org/W2157075925","doi":"https://doi.org/10.1145/1250662.1250684","title":"Hardware atomicity for reliable software speculation","display_name":"Hardware atomicity for reliable software speculation","publication_year":2007,"publication_date":"2007-06-09","ids":{"openalex":"https://openalex.org/W2157075925","doi":"https://doi.org/10.1145/1250662.1250684","mag":"2157075925"},"language":"en","primary_location":{"id":"doi:10.1145/1250662.1250684","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1250662.1250684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 34th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036435340","display_name":"Naveen Neelakantam","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Naveen Neelakantam","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050488573","display_name":"Ravi Rajwar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Rajwar","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Suresh Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suresh Srinivas","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110193257","display_name":"Uma Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uma Srinivasan","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066756473","display_name":"Craig Zilles","orcid":"https://orcid.org/0000-0003-4601-4398"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Craig Zilles","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036435340"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":12.4122,"has_fulltext":false,"cited_by_count":81,"citation_normalized_percentile":{"value":0.9888049,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8575856685638428},{"id":"https://openalex.org/keywords/atomicity","display_name":"Atomicity","score":0.8259874582290649},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8066467046737671},{"id":"https://openalex.org/keywords/speculative-multithreading","display_name":"Speculative multithreading","score":0.6134620308876038},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.6127222776412964},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6043061017990112},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5601391792297363},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5346051454544067},{"id":"https://openalex.org/keywords/speculation","display_name":"Speculation","score":0.5267935395240784},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.49577245116233826},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.4333478808403015},{"id":"https://openalex.org/keywords/execution-model","display_name":"Execution model","score":0.42156508564949036},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.4205731153488159},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.36805272102355957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3467264175415039},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3260396122932434},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.23882156610488892},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1367945373058319},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.10239923000335693}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8575856685638428},{"id":"https://openalex.org/C188045909","wikidata":"https://www.wikidata.org/wiki/Q3306359","display_name":"Atomicity","level":3,"score":0.8259874582290649},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8066467046737671},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.6134620308876038},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.6127222776412964},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6043061017990112},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5601391792297363},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5346051454544067},{"id":"https://openalex.org/C47941915","wikidata":"https://www.wikidata.org/wiki/Q107885","display_name":"Speculation","level":2,"score":0.5267935395240784},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.49577245116233826},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.4333478808403015},{"id":"https://openalex.org/C2776834041","wikidata":"https://www.wikidata.org/wiki/Q25346349","display_name":"Execution model","level":2,"score":0.42156508564949036},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.4205731153488159},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36805272102355957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3467264175415039},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3260396122932434},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.23882156610488892},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1367945373058319},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.10239923000335693},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1250662.1250684","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1250662.1250684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 34th annual international symposium on Computer architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.131.7691","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.7691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.virginia.edu/~jom5x/braindump/hardatom.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.93.8494","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.93.8494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-sal.cs.uiuc.edu/~zilles/papers/hardware_atomicity.isca2007.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1989596462","https://openalex.org/W2005368204","https://openalex.org/W2063255488","https://openalex.org/W2096121393","https://openalex.org/W2097150443","https://openalex.org/W2099661831","https://openalex.org/W2100184706","https://openalex.org/W2102058888","https://openalex.org/W2118811116","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2131040110","https://openalex.org/W2131325428","https://openalex.org/W2135430119","https://openalex.org/W2140351961","https://openalex.org/W2143068308","https://openalex.org/W2148865465","https://openalex.org/W2166091242","https://openalex.org/W2542426564","https://openalex.org/W2955325419","https://openalex.org/W4255602098","https://openalex.org/W6679566936","https://openalex.org/W6703760063"],"related_works":["https://openalex.org/W2101113316","https://openalex.org/W2913814439","https://openalex.org/W2294873030","https://openalex.org/W1936132780","https://openalex.org/W2542083118","https://openalex.org/W2181727248","https://openalex.org/W2152589010","https://openalex.org/W2090754905","https://openalex.org/W2008451057","https://openalex.org/W3189579529"],"abstract_inverted_index":{"Speculative":[0],"compiler":[1,71,130],"optimizations":[2],"are":[3,109],"effective":[4],"in":[5,80],"improving":[6],"both":[7],"single-thread":[8],"performance":[9],"and":[10,29,116],"reducing":[11],"power":[12],"consumption,":[13],"but":[14],"their":[15,23,26],"implementation":[16],"introduces":[17],"significant":[18],"complexity,":[19,45],"which":[20],"can":[21],"limit":[22,25],"adoption,":[24],"optimization":[27,89],"scope,":[28],"negatively":[30],"impact":[31],"the":[32,35,50,70,72,76,83,106,111,125,129,132],"reliability":[33],"of":[34,43,52,85,88,124,134],"compilers":[36],"that":[37,57,98],"implement":[38],"them.":[39],"To":[40],"eliminate":[41],"much":[42],"this":[44],"as":[46,48],"well":[47],"increase":[49],"effectiveness":[51],"these":[53],"optimizations,":[54],"we":[55],"propose":[56],"microprocessors":[58],"provide":[59,68],"architecturally-visible":[60],"hardware":[61],"primitives":[62,67],"for":[63],"atomic":[64],"execution.":[65],"These":[66],"to":[69,74,91,120],"ability":[73],"optimize":[75],"program's":[77],"hot":[78],"path":[79],"isolation,":[81],"allowing":[82],"use":[84],"non-speculative":[86,122],"formulations":[87],"passes":[90],"perform":[92],"speculative":[93,107],"optimizations.":[94],"Atomic":[95],"execution":[96],"guarantees":[97],"if":[99],"a":[100,121],"speculation":[101],"invariant":[102],"does":[103],"not":[104],"hold,":[105],"updates":[108],"discarded,":[110],"register":[112],"state":[113],"is":[114,118],"restored,":[115],"control":[117],"transferred":[119],"version":[123],"code,":[126],"thereby":[127],"relieving":[128],"from":[131],"responsibility":[133],"generating":[135],"compensation":[136],"code.":[137]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":15},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}