{"id":"https://openalex.org/W1964796696","doi":"https://doi.org/10.1145/1244002.1244336","title":"Performance monitor unit design for an AXI-based multi-core SoC platform","display_name":"Performance monitor unit design for an AXI-based multi-core SoC platform","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W1964796696","doi":"https://doi.org/10.1145/1244002.1244336","mag":"1964796696"},"language":"en","primary_location":{"id":"doi:10.1145/1244002.1244336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1244002.1244336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM symposium on Applied computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018733614","display_name":"Hyun-min Kyung","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun-min Kyung","raw_affiliation_strings":["Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102892958","display_name":"Gi-Ho Park","orcid":"https://orcid.org/0000-0001-7998-4302"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gi-ho Park","raw_affiliation_strings":["Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063534646","display_name":"Jong Wook Kwak","orcid":"https://orcid.org/0000-0002-6639-3738"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jong Wook Kwak","raw_affiliation_strings":["Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031355709","display_name":"Wookyeong Jeong","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"WooKyeong Jeong","raw_affiliation_strings":["Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100671803","display_name":"Taejin Kim","orcid":"https://orcid.org/0000-0003-0758-8823"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tae-Jin Kim","raw_affiliation_strings":["Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101533764","display_name":"Sung-Bae Park","orcid":"https://orcid.org/0000-0002-8703-5905"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Bae Park","raw_affiliation_strings":["Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Processor Architecture Lab, SOC R&D Center, System LSI Division, Semiconductor Business, Samsung Electronics, Yongin-City, Kyeong-gi Do, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6369,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69895764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1565","last_page":"1572"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7379938364028931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.725477933883667},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6230371594429016},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5602340698242188},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5475618839263916},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.5135655403137207},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.498293399810791},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45634257793426514},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.43551838397979736},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4304330348968506},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.42087364196777344},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33189770579338074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3255837857723236},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2443612515926361},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14582857489585876}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7379938364028931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.725477933883667},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6230371594429016},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5602340698242188},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5475618839263916},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.5135655403137207},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.498293399810791},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45634257793426514},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.43551838397979736},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4304330348968506},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.42087364196777344},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33189770579338074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3255837857723236},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2443612515926361},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14582857489585876},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1244002.1244336","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1244002.1244336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM symposium on Applied computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1494292475","https://openalex.org/W2038769854","https://openalex.org/W2062476888","https://openalex.org/W2118909915","https://openalex.org/W2142676900","https://openalex.org/W2149196346","https://openalex.org/W2153337535"],"related_works":["https://openalex.org/W2595172197","https://openalex.org/W2084856301","https://openalex.org/W2127970246","https://openalex.org/W2885125400","https://openalex.org/W1001352512","https://openalex.org/W138412134","https://openalex.org/W3147005146","https://openalex.org/W2108078705","https://openalex.org/W2062141481","https://openalex.org/W1836768014"],"abstract_inverted_index":{"As":[0],"the":[1,36,44,56,75,96,112,115,121,125,128,147,163,175],"physical":[2],"gate-count":[3],"in":[4,120,146],"System-On-Chip":[5],"(SOC)":[6],"system":[7,10,59,166],"increases":[8],"and":[9,18,34,51,61,100,118,127,173],"design":[11,167],"complexity":[12],"grows":[13],"steadily,":[14],"it":[15],"becomes":[16],"more":[17,19,50,52],"difficult":[20],"to":[21,30,54,86,131,165,171],"achieve":[22],"good":[23],"resource":[24],"utilization":[25],"by":[26,153,169],"assigning":[27],"each":[28,40],"task":[29,41],"certain":[31],"hardware":[32],"IP":[33],"tracing":[35],"execution":[37],"patterns":[38],"of":[39,58,102,114,178],"efficiently.":[42],"Therefore,":[43],"performance":[45,62,70,89,134,140,176],"monitoring":[46,60,71,141,159],"feature":[47],"is":[48],"getting":[49],"important":[53],"provide":[55],"ease":[57],"debugging.":[63],"In":[64],"this":[65],"paper,":[66],"we":[67],"present":[68,124],"a":[69],"unit":[72,142],"(PMU)":[73],"for":[74,95,105],"AMBA":[76],"Advanced":[77],"eXtensible":[78],"Interface":[79],"(AXI)":[80],"bus.":[81],"The":[82,139],"PMU":[83],"has":[84,143],"capability":[85],"measure":[87,111],"major":[88],"metrics,":[90],"such":[91],"as":[92,137],"bus":[93,116],"latency":[94],"specific":[97,106],"master":[98],"requests":[99],"amount":[101],"memory":[103],"traffic":[104],"durations.":[107],"It":[108],"can":[109,161],"also":[110],"contention":[113],"masters":[117],"slaves":[119],"SOC.":[122],"We":[123],"distributor":[126],"synchronization":[129],"method":[130],"use":[132],"multiple":[133],"counting":[135],"units":[136],"well.":[138],"been":[144],"verified":[145],"platform":[148],"FPGA":[149],"board":[150],"with":[151],"9":[152],"4":[154],"AXI":[155],"interconnect":[156],"configuration.":[157],"These":[158],"features":[160],"give":[162],"insight":[164],"architect":[168],"helping":[170],"find":[172],"analyze":[174],"bottleneck":[177],"target":[179],"system.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}