{"id":"https://openalex.org/W2170960709","doi":"https://doi.org/10.1145/1241601.1241603","title":"Hybrid multi-core architecture for boosting single-threaded performance","display_name":"Hybrid multi-core architecture for boosting single-threaded performance","publication_year":2007,"publication_date":"2007-03-01","ids":{"openalex":"https://openalex.org/W2170960709","doi":"https://doi.org/10.1145/1241601.1241603","mag":"2170960709"},"language":"en","primary_location":{"id":"doi:10.1145/1241601.1241603","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1241601.1241603","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062127643","display_name":"Jun Yan","orcid":"https://orcid.org/0000-0003-1552-8003"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jun Yan","raw_affiliation_strings":["Southern Illinois University Carbondale, Carbondale, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern Illinois University Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100441535","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0001-9405-447X"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Southern Illinois University Carbondale, Carbondale, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern Illinois University Carbondale, Carbondale, IL","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I110378019"],"apc_list":null,"apc_paid":null,"fwci":3.7755,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.93391727,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"35","issue":"1","first_page":"141","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9390144348144531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.894782543182373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7439553737640381},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.688971757888794},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6683293581008911},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6401616930961609},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.6335307359695435},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5903502702713013},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5542235374450684},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.5483872294425964},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5453566312789917},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4591722786426544},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.44250285625457764},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.4357491135597229},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4267832636833191},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.4117498993873596},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.2350761890411377},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15269917249679565}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9390144348144531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.894782543182373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7439553737640381},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.688971757888794},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6683293581008911},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6401616930961609},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.6335307359695435},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5903502702713013},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5542235374450684},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.5483872294425964},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5453566312789917},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4591722786426544},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.44250285625457764},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.4357491135597229},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4267832636833191},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.4117498993873596},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.2350761890411377},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15269917249679565},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1241601.1241603","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1241601.1241603","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.131.3108","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.3108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://impact.asu.edu/cse520fa07/presentation/p141-yan.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W56414646","https://openalex.org/W86243697","https://openalex.org/W111204614","https://openalex.org/W1506585561","https://openalex.org/W1587115636","https://openalex.org/W1958945689","https://openalex.org/W1969012464","https://openalex.org/W1974831646","https://openalex.org/W1976623675","https://openalex.org/W1979013409","https://openalex.org/W2016558956","https://openalex.org/W2032094184","https://openalex.org/W2042635039","https://openalex.org/W2059807497","https://openalex.org/W2063255488","https://openalex.org/W2067568553","https://openalex.org/W2102532014","https://openalex.org/W2108255910","https://openalex.org/W2108874831","https://openalex.org/W2109502721","https://openalex.org/W2111905231","https://openalex.org/W2114067856","https://openalex.org/W2116299797","https://openalex.org/W2118924037","https://openalex.org/W2123412205","https://openalex.org/W2127642645","https://openalex.org/W2128221687","https://openalex.org/W2131498141","https://openalex.org/W2132100607","https://openalex.org/W2135470015","https://openalex.org/W2147943147","https://openalex.org/W2150399127","https://openalex.org/W2154348160","https://openalex.org/W2158561130","https://openalex.org/W2164795104","https://openalex.org/W2170653240","https://openalex.org/W2171546589","https://openalex.org/W2172212694","https://openalex.org/W2242293693","https://openalex.org/W2294451725","https://openalex.org/W2296006986","https://openalex.org/W2616606052","https://openalex.org/W4240046008","https://openalex.org/W4242466841","https://openalex.org/W4300807510","https://openalex.org/W6603516720","https://openalex.org/W6665642939","https://openalex.org/W6677084613","https://openalex.org/W6697333706"],"related_works":["https://openalex.org/W1723173438","https://openalex.org/W2105594083","https://openalex.org/W2128998116","https://openalex.org/W2611818882","https://openalex.org/W2166282436","https://openalex.org/W3144732534","https://openalex.org/W2166022057","https://openalex.org/W1950815845","https://openalex.org/W25845550","https://openalex.org/W2170960709"],"abstract_inverted_index":{"The":[0],"scaling":[1],"of":[2,8,27,33,44,58,77,159,179],"technology":[3],"and":[4,65],"the":[5,13,24,42,75,82,89,94,111,113,122,130,146,150,155,160,164,169,177],"diminishing":[6],"return":[7],"complicated":[9],"uniprocessors":[10],"have":[11],"driven":[12],"industry":[14],"towards":[15],"multicore":[16,55],"processors.":[17,46],"While":[18],"multithreaded":[19,86],"applications":[20,35,79,182],"can":[21,116,174],"naturally":[22],"leverage":[23],"enhanced":[25],"throughput":[26],"multi-core":[28,45,91,172],"processors,":[29],"a":[30,52,69],"large":[31],"number":[32],"important":[34],"are":[36,126],"single-threaded,":[37],"which":[38],"cannot":[39],"automatically":[40,73,175],"harness":[41],"potential":[43],"In":[47,88],"this":[48],"paper,":[49],"we":[50],"propose":[51],"compiler-driven":[53],"heterogeneous":[54],"architecture,":[56,92],"consisting":[57],"tightly-integrated":[59],"VLIW":[60,96,131,165],"(Very":[61],"Long":[62],"Instruction":[63],"Word)":[64],"superscalar":[66,114,151],"processors":[67],"on":[68,149,163],"single":[70],"chip,":[71],"to":[72,84,100,119,133,153,185],"boost":[74],"performance":[76,178],"single-threaded":[78,180],"without":[80],"compromising":[81],"capability":[83],"support":[85],"programs.":[87],"proposed":[90,170],"while":[93],"high-performance":[95],"core":[97,115,132,152,166],"is":[98],"used":[99],"run":[101],"code":[102],"segments":[103],"with":[104,121],"high":[105],"instruction-level":[106],"parallelism":[107],"(ILP)":[108],"extracted":[109],"by":[110,144,183],"compiler;":[112],"be":[117],"exploited":[118],"deal":[120],"runtime":[123],"events":[124],"that":[125,168],"typically":[127],"difficult":[128],"for":[129],"handle,":[134],"such":[135],"as":[136],"L2":[137,156],"cache":[138,157],"misses.":[139],"Our":[140],"initial":[141],"experimental":[142],"results":[143],"running":[145],"preexecution":[147],"thread":[148,162],"mitigate":[154],"misses":[158],"main":[161],"indicate":[167],"VLIW/superscalar":[171],"processor":[173],"improve":[176],"general-purpose":[181],"up":[184],"40.8%.":[186]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}