{"id":"https://openalex.org/W1963908543","doi":"https://doi.org/10.1145/1233501.1233643","title":"Un/DoPack","display_name":"Un/DoPack","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W1963908543","doi":"https://doi.org/10.1145/1233501.1233643","mag":"1963908543"},"language":"en","primary_location":{"id":"doi:10.1145/1233501.1233643","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233643","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014266034","display_name":"Marvin Tom","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Marvin Tom","raw_affiliation_strings":["University of British Columbia","Dept. of Electr. & Comput. Eng., British Columbia Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032248008","display_name":"David Leong","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"David Leong","raw_affiliation_strings":["University of British Columbia","Dept. of Electr. & Comput. Eng., British Columbia Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy Lemieux","raw_affiliation_strings":["University of British Columbia","Dept. of Electr. & Comput. Eng., British Columbia Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.684,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.89101553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"680","last_page":"680"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6729190349578857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390169858932495},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6362282037734985},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6340513229370117},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.5829817056655884},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5820069313049316},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.546051025390625},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.49925851821899414},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45668330788612366},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4440491199493408},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.43960168957710266},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43085744976997375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3997977077960968},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38588011264801025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3363097906112671},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.30438870191574097},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21290025115013123},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2087099850177765},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13666868209838867},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10644370317459106}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6729190349578857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390169858932495},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6362282037734985},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6340513229370117},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.5829817056655884},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5820069313049316},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.546051025390625},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.49925851821899414},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45668330788612366},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4440491199493408},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.43960168957710266},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43085744976997375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3997977077960968},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38588011264801025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3363097906112671},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.30438870191574097},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21290025115013123},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2087099850177765},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13666868209838867},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10644370317459106},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1233501.1233643","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233643","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W93453105","https://openalex.org/W1523051745","https://openalex.org/W1583136220","https://openalex.org/W1966573088","https://openalex.org/W1995512071","https://openalex.org/W2029541370","https://openalex.org/W2039288205","https://openalex.org/W2095431940","https://openalex.org/W2105715355","https://openalex.org/W2106448546","https://openalex.org/W2161640626","https://openalex.org/W2167841124"],"related_works":["https://openalex.org/W4252660273","https://openalex.org/W3128899411","https://openalex.org/W2227166741","https://openalex.org/W2543290882","https://openalex.org/W2122394662","https://openalex.org/W1759365764","https://openalex.org/W4206210640","https://openalex.org/W2158317833","https://openalex.org/W3141147179","https://openalex.org/W2046316843"],"abstract_inverted_index":{"FPGA":[0,9,184],"device":[1],"area":[2],"is":[3,53,88,197,200,249],"dominated":[4],"by":[5,79,90,300],"interconnect,":[6],"so":[7,121],"low-cost":[8],"architectures":[10],"often":[11],"have":[12,187,243],"reduced":[13,299],"interconnect":[14,74,127,146,166,181,212,253,265,290],"capacity.":[15,128],"This":[16,87],"limited":[17],"routing":[18,118],"capacity":[19],"creates":[20],"a":[21,37,45,48,59,62,150,157,169,229,236],"hard":[22],"channel":[23,189,245,295],"width":[24],"constraint":[25],"that":[26,52,68,85,164,177,217,294],"can":[27,297],"make":[28],"it":[29,78,139,248],"difficult":[30],"for":[31,219],"CAD":[32,65],"tools":[33],"to":[34,47,55,124,186,242,251,302],"successfully":[35],"map":[36],"circuit":[38,152],"into":[39],"these":[40,173],"devices.":[41],"Instead":[42],"of":[43,72,96,107,135,143,160,194,208,224,232,255,273],"migrating":[44],"design":[46,156,237],"high-cost,":[49],"resource-rich":[50],"architecture":[51],"easier":[54],"route,":[56],"we":[57,175,277,292],"present":[58],"cheaper":[60],"alternative:":[61],"fully":[63],"automated":[64],"flow":[66],"(Un/DoPack)":[67],"finds":[69],"local":[70],"regions":[71],"high":[73,180,211,289],"demand":[75],"and":[76,120,148],"reduces":[77],"spreading":[80],"out":[81],"the":[82,94,102,108,113,132,141,205],"logic":[83,98,104],"in":[84,93,308],"region.":[86,110],"done":[89],"introducing":[91],"whitespace":[92],"form":[95],"empty":[97],"elements":[99],"(LEs)":[100],"within":[101,168,235],"configurable":[103],"blocks":[105],"(CLBs)":[106],"congested":[109,114],"After":[111],"spreading,":[112],"region":[115],"occupies":[116],"more":[117,137],"channels":[119],"obtains":[122],"access":[123],"greater":[125],"aggregate":[126],"Although":[129],"this":[130,233],"has":[131,140],"side":[133],"effect":[134],"using":[136],"CLBs,":[138],"advantage":[142],"lowering":[144],"peak":[145,206],"demands":[147,207],"making":[149],"previously-unroutable":[151],"routable.":[153],"We":[154],"also":[155,239],"new":[158,279],"set":[159],"synthetic":[161],"benchmark":[162,256],"circuits":[163,178,196,209,257,287],"model":[165],"variation":[167,182,231,254,283],"large":[170,188,230,244],"design.":[171],"Using":[172],"benchmarks,":[174],"show":[176],"with":[179,210,288,304],"require":[183,240],"devices":[185],"widths.":[190,246],"However,":[191],"since":[192],"congestion":[193],"such":[195],"localized,":[198],"Un/DoPack":[199],"very":[201],"good":[202],"at":[203],"reducing":[204],"variation.":[213],"Our":[214],"results":[215],"suggest":[216],"even":[218],"an":[220],"average":[221,269],"Rent":[222,270],"exponent":[223,234,271],"0.62":[225],"(a":[226],"modest":[227],"value),":[228],"will":[238],"FPGAs":[241],"Thus,":[247],"crucial":[250],"study":[252,282],"when":[258],"designing":[259],"lowcost":[260],"FPGAs.":[261],"Previous":[262],"research":[263],"studying":[264],"properties":[266],"focuses":[267],"on":[268],"values":[272],"each":[274],"design,":[275],"but":[276],"believe":[278],"work":[280],"should":[281],"as":[284],"well.":[285],"For":[286],"variation,":[291],"demonstrate":[293],"widths":[296],"be":[298],"up":[301],"~40%":[303],"only":[305],"~10%":[306],"increase":[307],"area.":[309]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}