{"id":"https://openalex.org/W2029316056","doi":"https://doi.org/10.1145/1233501.1233626","title":"Design and integration methods for a multi-threaded dual core 65nm Xeon\u00ae processor","display_name":"Design and integration methods for a multi-threaded dual core 65nm Xeon\u00ae processor","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2029316056","doi":"https://doi.org/10.1145/1233501.1233626","mag":"2029316056"},"language":"en","primary_location":{"id":"doi:10.1145/1233501.1233626","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233626","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024681582","display_name":"Raj Varada","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Raj Varada","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. raj.r.varada@intel.com"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. raj.r.varada@intel.com","institution_ids":["https://openalex.org/I4210128612","https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003850900","display_name":"M. Sriram","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mysore Sriram","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. mysore.sriram@intel.com"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. mysore.sriram@intel.com","institution_ids":["https://openalex.org/I4210128612","https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017309787","display_name":"Kris Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kris Chou","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. kris.chou@intel.com"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. kris.chou@intel.com","institution_ids":["https://openalex.org/I4210128612","https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048033643","display_name":"James L. Guzzo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Guzzo","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. james.t.guzzo@intel.com"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, 2200 Mission College Blvd, Santa Clara, CA. james.t.guzzo@intel.com","institution_ids":["https://openalex.org/I4210128612","https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024681582"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"],"apc_list":null,"apc_paid":null,"fwci":1.1283,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78646732,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"607","last_page":"607"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.7282869219779968},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.7191309928894043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7173724174499512},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6379987001419067},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5807275772094727},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5343429446220398},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48072555661201477},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4106632471084595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36215656995773315}],"concepts":[{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.7282869219779968},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.7191309928894043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7173724174499512},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6379987001419067},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5807275772094727},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5343429446220398},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48072555661201477},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4106632471084595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36215656995773315},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1233501.1233626","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233626","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1601342517","https://openalex.org/W1978154694"],"related_works":["https://openalex.org/W2022666014","https://openalex.org/W2526069705","https://openalex.org/W2964595714","https://openalex.org/W3004176791","https://openalex.org/W2617189289","https://openalex.org/W2170268965","https://openalex.org/W2158716966","https://openalex.org/W2998249817","https://openalex.org/W2075537166","https://openalex.org/W2183555823"],"abstract_inverted_index":{"The":[0,21],"success":[1],"of":[2,23],"building":[3],"a":[4,40,66],"complex":[5],"multi-billion":[6],"transistor":[7],"processor":[8],"is":[9],"very":[10],"dependent":[11],"on":[12,43],"robust":[13],"and":[14,18,26,46,60],"silicon":[15],"proven":[16],"design":[17,45,59],"integration":[19,47,61],"methods.":[20],"complexity":[22],"65nm":[24,70],"process":[25],"striving":[27],"for":[28],"best":[29],"in":[30,65],"class":[31],"performance":[32],"with":[33],"aggressive":[34],"time":[35],"to":[36,49],"market":[37],"schedule":[38],"put":[39],"heavy":[41],"emphasis":[42],"innovative":[44],"methods":[48,62],"enable":[50],"working":[51],"silicon.":[52],"In":[53],"this":[54],"paper,":[55],"we":[56],"describe":[57],"the":[58],"successfully":[63],"used":[64],"multi-threaded":[67],"dual":[68],"core":[69],"Xeon\u00ae":[71],"Processor.":[72]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}