{"id":"https://openalex.org/W2148949838","doi":"https://doi.org/10.1145/1233501.1233553","title":"Application-specific customization of parameterized FPGA soft-core processors","display_name":"Application-specific customization of parameterized FPGA soft-core processors","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2148949838","doi":"https://doi.org/10.1145/1233501.1233553","mag":"2148949838"},"language":"en","primary_location":{"id":"doi:10.1145/1233501.1233553","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233553","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design - ICCAD '06","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089654888","display_name":"David Sheldon","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Sheldon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067547869","display_name":"Rakesh Kumar","orcid":"https://orcid.org/0000-0002-3290-2629"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rakesh Kumar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015269679","display_name":"Roman Lysecky","orcid":"https://orcid.org/0000-0002-5000-0848"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roman Lysecky","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001290812","display_name":"Frank Vahid","orcid":"https://orcid.org/0000-0001-5416-0032"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Frank Vahid","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5065583627","display_name":"Dean M. Tullsen","orcid":"https://orcid.org/0000-0003-3174-9316"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dean Tullsen","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.8397,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.98400156,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8657056093215942},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8071830868721008},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.6678260564804077},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6166842579841614},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.6162776947021484},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5272775292396545},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4989583492279053},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48670271039009094},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4253513813018799},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4209935665130615},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2374977171421051},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1413080394268036}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8657056093215942},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8071830868721008},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.6678260564804077},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6166842579841614},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.6162776947021484},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5272775292396545},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4989583492279053},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48670271039009094},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4253513813018799},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4209935665130615},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2374977171421051},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1413080394268036},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1233501.1233553","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233553","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design - ICCAD '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.259.1987","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.259.1987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/%7Epapers/iccad06/papers/3D_4.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.76.3659","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.76.3659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-cse.ucsd.edu/users/tullsen/iccad06_mb.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1563501581","https://openalex.org/W1991849527","https://openalex.org/W1995348478","https://openalex.org/W2000591223","https://openalex.org/W2070553643","https://openalex.org/W2089402478","https://openalex.org/W2105871846","https://openalex.org/W2108315572","https://openalex.org/W2111488604","https://openalex.org/W2120429086","https://openalex.org/W2125763038","https://openalex.org/W2130096537","https://openalex.org/W2146147106","https://openalex.org/W2159943047"],"related_works":["https://openalex.org/W2051058708","https://openalex.org/W154868527","https://openalex.org/W1494268238","https://openalex.org/W1983207144","https://openalex.org/W2490706771","https://openalex.org/W2480116122","https://openalex.org/W1976468483","https://openalex.org/W1516574938","https://openalex.org/W2563912921","https://openalex.org/W1970479385"],"abstract_inverted_index":{"Soft-core":[0],"microprocessors":[1],"mapped":[2],"onto":[3],"field-programmable":[4],"gate":[5],"arrays":[6],"(FPGAs)":[7],"represent":[8],"an":[9,111,115],"increasingly":[10],"common":[11],"embedded":[12],"software":[13,46],"implementation":[14],"option.":[15],"Modern":[16],"FPGA":[17,65,95],"soft-cores":[18],"are":[19],"parameterized":[20,64],"to":[21,43,72,80],"support":[22],"application-specific":[23],"customization,":[24],"wherein":[25],"pre-defined":[26],"units,":[27],"such":[28],"as":[29],"a":[30,56,63,82,89,99],"multiplication":[31],"unit":[32],"or":[33,117],"floating-point":[34],"unit,":[35],"may":[36],"be":[37,86],"included":[38],"in":[39,78,110],"the":[40,49],"microprocessor":[41],"architecture":[42],"speed":[44],"up":[45],"execution":[47,71],"at":[48],"expense":[50],"of":[51,62,91,104,114],"increased":[52],"size.":[53],"We":[54],"introduce":[55],"methodology":[57],"for":[58],"fast":[59],"applicationspecific":[60],"customization":[61],"soft":[66,100],"core,":[67],"using":[68],"synthesis":[69],"and":[70,75,94],"obtain":[73],"size":[74],"performance":[76],"data":[77],"order":[79],"create":[81],"tool":[83,92],"that":[84,108],"can":[85],"used":[87],"across":[88],"variety":[90],"platforms":[93],"devices.":[96],"As":[97],"synthesizing":[98],"core":[101],"takes":[102],"tens":[103],"minutes,":[105],"developing":[106],"heuristics":[107],"execute":[109],"acceptable":[112],"time":[113],"hour":[116],"two,":[118],"yet":[119],"find":[120],"near-optimal":[121],"results,":[122],"is":[123]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}