{"id":"https://openalex.org/W2125625632","doi":"https://doi.org/10.1145/1233501.1233533","title":"Cost-aware synthesis of asynchronous circuits based on partial acknowledgement","display_name":"Cost-aware synthesis of asynchronous circuits based on partial acknowledgement","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2125625632","doi":"https://doi.org/10.1145/1233501.1233533","mag":"2125625632"},"language":"en","primary_location":{"id":"doi:10.1145/1233501.1233533","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233533","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101520910","display_name":"Yu Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Yu Zhou","raw_affiliation_strings":["University of Newcastle, upon Tyne","Sch. of Electr., Electron. & Comput. Eng., Univ. of Newcastle upon Tyne"],"affiliations":[{"raw_affiliation_string":"University of Newcastle, upon Tyne","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Sch. of Electr., Electron. & Comput. Eng., Univ. of Newcastle upon Tyne","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015272875","display_name":"Danil Sokolov","orcid":"https://orcid.org/0000-0002-4030-0089"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Danil Sokolov","raw_affiliation_strings":["University of Newcastle, upon Tyne","Sch. of Electr., Electron. & Comput. Eng., Univ. of Newcastle upon Tyne"],"affiliations":[{"raw_affiliation_string":"University of Newcastle, upon Tyne","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Sch. of Electr., Electron. & Comput. Eng., Univ. of Newcastle upon Tyne","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["University of Newcastle, upon Tyne","Sch. of Electr., Electron. & Comput. Eng., Univ. of Newcastle upon Tyne"],"affiliations":[{"raw_affiliation_string":"University of Newcastle, upon Tyne","institution_ids":["https://openalex.org/I84884186"]},{"raw_affiliation_string":"Sch. of Electr., Electron. & Comput. Eng., Univ. of Newcastle upon Tyne","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101520910"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":6.1294,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.96431855,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"158","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8496876955032349},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8450013399124146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7778060436248779},{"id":"https://openalex.org/keywords/acknowledgement","display_name":"Acknowledgement","score":0.7070462703704834},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6836498975753784},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5301098823547363},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.5201244950294495},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4944734573364258},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48828554153442383},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4864504039287567},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.46331098675727844},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4509248435497284},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4480689465999603},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4402434229850769},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4171367883682251},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4140288829803467},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.21408554911613464},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16299617290496826},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10737904906272888},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.10389828681945801},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10223513841629028}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8496876955032349},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8450013399124146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7778060436248779},{"id":"https://openalex.org/C2777880217","wikidata":"https://www.wikidata.org/wiki/Q4674282","display_name":"Acknowledgement","level":2,"score":0.7070462703704834},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6836498975753784},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5301098823547363},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.5201244950294495},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4944734573364258},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48828554153442383},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4864504039287567},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.46331098675727844},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4509248435497284},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4480689465999603},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4402434229850769},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4171367883682251},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4140288829803467},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.21408554911613464},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16299617290496826},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10737904906272888},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.10389828681945801},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10223513841629028},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1233501.1233533","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233533","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.259.2168","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.259.2168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/%7Epapers/iccad06/papers/2D_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/1","score":0.6000000238418579,"display_name":"No poverty"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W189036309","https://openalex.org/W1491226430","https://openalex.org/W1500359059","https://openalex.org/W1505590927","https://openalex.org/W1551597857","https://openalex.org/W1554812212","https://openalex.org/W1765538419","https://openalex.org/W1992723344","https://openalex.org/W1993922697","https://openalex.org/W1999082644","https://openalex.org/W2000260960","https://openalex.org/W2021330840","https://openalex.org/W2029005287","https://openalex.org/W2052771421","https://openalex.org/W2073076521","https://openalex.org/W2088643059","https://openalex.org/W2098326421","https://openalex.org/W2117299791","https://openalex.org/W2123352201","https://openalex.org/W2129183345","https://openalex.org/W2137978379","https://openalex.org/W2157179403","https://openalex.org/W2158099759","https://openalex.org/W2165341302","https://openalex.org/W2550206056","https://openalex.org/W2911717499"],"related_works":["https://openalex.org/W2095703739","https://openalex.org/W1549659315","https://openalex.org/W2360161084","https://openalex.org/W158833317","https://openalex.org/W2325117947","https://openalex.org/W628161287","https://openalex.org/W794031490","https://openalex.org/W4210841712","https://openalex.org/W2349909378","https://openalex.org/W1962246972"],"abstract_inverted_index":{"Designing":[0],"asynchronous":[1,21,71],"circuits":[2,72],"by":[3,108,122],"reusing":[4],"existing":[5],"synchronous":[6,34],"tools":[7],"has":[8],"become":[9],"a":[10,33,89],"promising":[11],"solution":[12],"to":[13,27,36,66,92,125],"the":[14,30,52,55,68,94,97,103,112],"problem":[15],"of":[16,54,62,70,96,114],"poor":[17],"CAD":[18],"support":[19],"in":[20,32,48,81,88,106,111],"world.":[22],"A":[23],"straightforward":[24],"way":[25],"is":[26,65],"structurally":[28],"map":[29],"gates":[31],"netlist":[35],"their":[37,58],"functionally":[38],"equivalent":[39],"modules":[40],"which":[41,85],"use":[42],"delay-insensitive":[43],"codes.":[44],"Different":[45],"trade-offs":[46],"exist":[47],"previous":[49],"methods":[50],"between":[51],"overheads":[53],"implementations":[56],"and":[57,110],"robustness.":[59],"The":[60,99],"aim":[61],"this":[63,79],"paper":[64],"optimise":[67],"area":[69,107],"using":[73],"partial":[74],"acknowledgement":[75],"concept.":[76],"We":[77],"employ":[78],"concept":[80],"two":[82],"design":[83],"flows,":[84],"are":[86],"implemented":[87],"software":[90],"tool":[91],"evaluate":[93],"efficiency":[95],"method.":[98],"benchmark":[100],"results":[101],"show":[102],"average":[104],"reduction":[105],"28%":[109],"number":[113],"inter-functional":[115],"module":[116],"wires":[117],"that":[118],"require":[119],"timing":[120],"verification":[121],"67%,":[123],"compared":[124],"NCL-X.":[126]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}