{"id":"https://openalex.org/W2070551657","doi":"https://doi.org/10.1145/1233501.1233530","title":"Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs","display_name":"Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2070551657","doi":"https://doi.org/10.1145/1233501.1233530","mag":"2070551657"},"language":"en","primary_location":{"id":"doi:10.1145/1233501.1233530","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233530","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030055647","display_name":"Gordon R. Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gordon R. Chiu","raw_affiliation_strings":["Toronto Technology Center, Altera Corporation","Toronto Technology Center, Altera Corporation, gchiu@altera.com"],"affiliations":[{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation, gchiu@altera.com","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038572733","display_name":"Deshanand P. Singh","orcid":"https://orcid.org/0009-0003-4968-4343"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deshanand P. Singh","raw_affiliation_strings":["Toronto Technology Center, Altera Corporation","Toronto Technology Center, Altera Corporation, dsingh@altera.com"],"affiliations":[{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation, dsingh@altera.com","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055265836","display_name":"Valavan Manohararajah","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valavan Manohararajah","raw_affiliation_strings":["Toronto Technology Center, Altera Corporation","Toronto Technology Center, Altera Corporation, vmanohar@altera.com"],"affiliations":[{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation, vmanohar@altera.com","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen D. Brown","raw_affiliation_strings":["Toronto Technology Center, Altera Corporation","Toronto Technology Center, Altera Corporation, sbrown@altera.com"],"affiliations":[{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Toronto Technology Center, Altera Corporation, sbrown@altera.com","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030055647"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.11529843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"135","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7851947546005249},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7264352440834045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7180596590042114},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7085039615631104},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6476774215698242},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5300946831703186},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5144951343536377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5047942399978638},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47546547651290894},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4748930037021637},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47430419921875},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41989511251449585},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39544376730918884},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3941688537597656},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3848555088043213},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.27930891513824463},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1609104573726654},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10829994082450867}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7851947546005249},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7264352440834045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7180596590042114},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7085039615631104},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6476774215698242},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5300946831703186},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5144951343536377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5047942399978638},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47546547651290894},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4748930037021637},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47430419921875},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41989511251449585},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39544376730918884},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3941688537597656},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3848555088043213},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.27930891513824463},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1609104573726654},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10829994082450867},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1233501.1233530","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1233501.1233530","pdf_url":null,"source":{"id":"https://openalex.org/S4210177401","display_name":"Digest of technical papers/Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design","issn_l":"1092-3152","issn":["1092-3152","1558-2434"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design  - ICCAD '06","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.136.7506","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.136.7506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~brown/papers/iccad06-chiu.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.259.4135","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.259.4135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/%7Epapers/iccad06/papers/2D_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W74463220","https://openalex.org/W1543281322","https://openalex.org/W1586257585","https://openalex.org/W1969802502","https://openalex.org/W2018384627","https://openalex.org/W2029459574","https://openalex.org/W2041871970","https://openalex.org/W2087656024","https://openalex.org/W2105715355","https://openalex.org/W2109582459","https://openalex.org/W2115047803","https://openalex.org/W2144736151"],"related_works":["https://openalex.org/W2197466303","https://openalex.org/W4234601000","https://openalex.org/W2135636985","https://openalex.org/W2151236218","https://openalex.org/W1512285683","https://openalex.org/W2147419146","https://openalex.org/W2139569078","https://openalex.org/W1607849496","https://openalex.org/W4239388060","https://openalex.org/W2187918628"],"abstract_inverted_index":{"This":[0],"work":[1],"describes":[2],"a":[3,114],"new":[4],"mapping":[5,34,99],"technique,":[6],"RAM-MAP,":[7],"that":[8,13,95,124],"identifies":[9],"parts":[10],"of":[11,64,107,117,128],"circuits":[12],"can":[14,101,134],"be":[15,40,68],"efficiently":[16],"mapped":[17],"into":[18,35],"the":[19,62,84,126,129,136,147],"synchronous":[20,85],"embedded":[21,37,49,71,97],"memories":[22,38],"found":[23],"on":[24,83,89,113,146],"field":[25],"programmable":[26],"gate":[27],"arrays":[28],"(FPGAs).":[29],"Previous":[30],"techniques":[31],"developed":[32],"for":[33,79],"asynchronous":[36,48,81],"cannot":[39],"used":[41,59],"because":[42],"modern":[43],"FPGAs":[44],"do":[45],"not":[46],"have":[47],"memories.":[50,72,86],"After":[51],"technology":[52],"mapping,":[53],"an":[54,103],"area-prediction":[55],"cost":[56],"function":[57],"is":[58,75],"to":[60,67,77,111,140,144],"guide":[61],"selection":[63],"logic":[65,74],"cones":[66],"placed":[69],"in":[70],"Extra":[73],"added":[76],"compensate":[78],"missing":[80],"functionality":[82],"Experiments":[87],"conducted":[88],"Altera's":[90],"Stratix":[91],"device":[92],"family":[93],"indicate":[94],"this":[96],"memory":[98],"technique":[100],"provide":[102],"average":[104,137],"area":[105,138],"reduction":[106,139],"6.2%":[108],"and":[109,142],"up":[110,143],"32.5%":[112],"large":[115],"set":[116],"industrial":[118],"designs.":[119],"A":[120],"small":[121],"architecture":[122],"change":[123],"increases":[125],"size":[127],"FPGA":[130],"fabric":[131],"by":[132],"0.05%":[133],"increase":[135],"14.1%":[141],"59.1%":[145],"same":[148],"design":[149],"set.":[150]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}