{"id":"https://openalex.org/W2033746989","doi":"https://doi.org/10.1145/1231996.1232038","title":"A methodology for interconnect dimension determination","display_name":"A methodology for interconnect dimension determination","publication_year":2007,"publication_date":"2007-03-18","ids":{"openalex":"https://openalex.org/W2033746989","doi":"https://doi.org/10.1145/1231996.1232038","mag":"2033746989"},"language":"en","primary_location":{"id":"doi:10.1145/1231996.1232038","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231996.1232038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Physical design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066582265","display_name":"Jeff Cobb","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff Cobb","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102793889","display_name":"Rajesh Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Garg","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021685706","display_name":"Sunil P. Khatri","orcid":"https://orcid.org/0000-0001-7134-9929"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatri","raw_affiliation_strings":["Texas A&M University, College Station, TX","Texas A&M University, College Station. TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M University, College Station. TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11940626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8822111487388611},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.7546430826187134},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.670777440071106},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.5657980442047119},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.536742627620697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5358676910400391},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5297881960868835},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.48674702644348145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36661189794540405},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3237875699996948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2545294165611267},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23045805096626282},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21288791298866272}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8822111487388611},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.7546430826187134},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.670777440071106},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.5657980442047119},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.536742627620697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5358676910400391},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5297881960868835},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.48674702644348145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36661189794540405},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3237875699996948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2545294165611267},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23045805096626282},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21288791298866272},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1231996.1232038","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231996.1232038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1888873915","https://openalex.org/W1984588379","https://openalex.org/W2042714121","https://openalex.org/W2049389210","https://openalex.org/W2154941994","https://openalex.org/W2155349713","https://openalex.org/W2158316328","https://openalex.org/W3172772885","https://openalex.org/W4376599253","https://openalex.org/W6639323724"],"related_works":["https://openalex.org/W4361804730","https://openalex.org/W2142113611","https://openalex.org/W2334467465","https://openalex.org/W2018387840","https://openalex.org/W2087870008","https://openalex.org/W2045629210","https://openalex.org/W2162534555","https://openalex.org/W2752178021","https://openalex.org/W2107419853","https://openalex.org/W2143024819"],"abstract_inverted_index":{"The":[0,49,76,102],"determination":[1,35],"of":[2,36,46,74,87,104,115,153],"metal":[3],"wire":[4,18],"dimensions":[5,156],"and":[6,146,173],"inter-layer":[7],"dielectric":[8],"thicknesses":[9],"has":[10],"become":[11],"increasingly":[12],"important":[13],"in":[14,63,71,99,171,176],"recent":[15],"times,":[16],"as":[17,56],"delays":[19],"have":[20,132],"begun":[21],"to":[22,32,55,125,150,168],"dominate":[23],"transistor":[24],"delays.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29,53,129],"propose":[30],"metrics":[31,106],"guide":[33],"the":[34,44,85,93,97,100,109,116,142,151,182],"these":[37,47,105],"dimensions,":[38],"along":[39],"with":[40,123],"results":[41],"which":[42,52],"describe":[43],"efficacy":[45],"metrics.":[48],"first":[50],"metric,":[51,78],"refer":[54],"cross-bar":[57,81],"bandwidth(CBB),":[58],"compares":[59],"different":[60],"wiring":[61],"configurations":[62],"terms":[64],"ofthe":[65],"resulting":[66],"bandwidth":[67,82,86],"they":[68],"can":[69,147],"support":[70],"a":[72,88],"square":[73],"unitsize.":[75],"second":[77],"called":[79],"power-adjusted":[80],"(PCBB),":[83],"measures":[84],"square,":[89],"while":[90],"accounting":[91],"for":[92,136,157],"power":[94],"consumed":[95],"by":[96],"interconnect":[98,114,155],"square.":[101],"application":[103],"suggests":[107],"that":[108,128],"traditional":[110],"approach":[111,143,165],"(of":[112],"fabricating":[113],"finest":[117],"pitch":[118],"possible)":[119],"may":[120],"be":[121,148],"sub-optimal":[122],"respect":[124],"either":[126],"metric":[127],"present.":[130],"We":[131],"conducted":[133],"our":[134,164],"experiments":[135],"layers":[137],"METAL1":[138],"through":[139],"METAL4,":[140],"although":[141],"is":[144],"general":[145],"applied":[149],"problem":[152],"determining":[154],"any":[158],"layer.":[159],"Without":[160],"considering":[161],"driver":[162],"resistance,":[163],"yields":[166],"up":[167],"16%":[169],"improvement":[170,175],"CBB":[172],"19%":[174],"PCBB.":[177],"When":[178],"drivers":[179],"are":[180,184],"modeled,":[181],"improvements":[183],"even":[185],"greater.":[186]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}