{"id":"https://openalex.org/W2039955317","doi":"https://doi.org/10.1145/1231996.1232010","title":"Circuit optimization for leakage power reduction using multi-threshold voltages for high performance microprocessors","display_name":"Circuit optimization for leakage power reduction using multi-threshold voltages for high performance microprocessors","publication_year":2007,"publication_date":"2007-03-18","ids":{"openalex":"https://openalex.org/W2039955317","doi":"https://doi.org/10.1145/1231996.1232010","mag":"2039955317"},"language":"en","primary_location":{"id":"doi:10.1145/1231996.1232010","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231996.1232010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000697832","display_name":"Jeegar Tilak Shah","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Jeegar Tilak Shah","raw_affiliation_strings":["Advanced Micro Devices, Sunnyvale, CA","Advanced Micro Devices, Sunnyvale, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Advanced Micro Devices, Sunnyvale, CA#TAB#","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113690538","display_name":"Marius Evers","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Marius Evers","raw_affiliation_strings":["Advanced Micro Devices, Sunnyvale, CA","Advanced Micro Devices, Sunnyvale, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Advanced Micro Devices, Sunnyvale, CA#TAB#","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080821149","display_name":"J. Trull","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jeff Trull","raw_affiliation_strings":["N/A, San Francisco, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"N/A, San Francisco, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055647267","display_name":"Alper Halbutogullari","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Alper Halbutogullari","raw_affiliation_strings":["Advanced Micro Devices, Sunnyvale, CA","Advanced Micro Devices, Sunnyvale, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Sunnyvale, CA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Advanced Micro Devices, Sunnyvale, CA#TAB#","institution_ids":["https://openalex.org/I1311921367"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7184,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73334898,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6068698167800903},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5951532125473022},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5334517955780029},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5310386419296265},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.4923895597457886},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.47903934121131897},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4734618067741394},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4629128575325012},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4559134244918823},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4433601200580597},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4365101456642151},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.42260539531707764},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40587136149406433},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39120128750801086},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3508702516555786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28217610716819763},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25268614292144775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24909281730651855},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09217575192451477}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6068698167800903},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5951532125473022},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5334517955780029},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5310386419296265},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.4923895597457886},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.47903934121131897},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4734618067741394},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4629128575325012},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4559134244918823},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4433601200580597},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4365101456642151},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.42260539531707764},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40587136149406433},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39120128750801086},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3508702516555786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28217610716819763},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25268614292144775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24909281730651855},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09217575192451477},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1231996.1232010","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231996.1232010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1537216112","https://openalex.org/W1984176385","https://openalex.org/W1986056825","https://openalex.org/W1989716769","https://openalex.org/W2026078757","https://openalex.org/W2039097694","https://openalex.org/W2042352336","https://openalex.org/W2114344835","https://openalex.org/W2122421989","https://openalex.org/W2125157415","https://openalex.org/W2136403269","https://openalex.org/W2139344695","https://openalex.org/W2168956145","https://openalex.org/W4242790591"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2376726667","https://openalex.org/W2031753133","https://openalex.org/W162881505","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W1554205582","https://openalex.org/W2126379574","https://openalex.org/W3111996845","https://openalex.org/W2993028905"],"abstract_inverted_index":{"A":[0],"common":[1],"concern":[2],"as":[3,98,131],"we":[4],"scale":[5],"down":[6],"transistor":[7,219],"threshold":[8,71,191],"voltages":[9],"while":[10,178],"migrating":[11],"to":[12,19,132,161,189,223],"new":[13],"process":[14,30,42,80],"technologies":[15],"is":[16,52,99,128,186],"the":[17,40,87,94,158,198,210,240,259,268,278],"requirement":[18],"achieve":[20],"timing":[21,107],"closure":[22],"within":[23,267],"a":[24,57,122,170,180,216,233,262],"given":[25],"power":[26,249,254,270],"budget":[27],"over":[28],"various":[29,41,78],"corners.":[31,81],"High":[32],"performance":[33,229],"microprocessors":[34],"are":[35,151],"designed":[36],"keeping":[37],"in":[38,101,215,232,236,247,253],"mind":[39],"technologies,":[43],"application":[44],"space":[45],"and":[46,56,105,113,206,265],"multi-site":[47],"fabrication":[48],"requirements.":[49],"Described":[50],"here":[51],"an":[53],"optimization":[54,173,279,286],"methodology":[55],"unique":[58],"topology-aware":[59],"heuristic":[60,103],"algorithm":[61,83],"employed":[62],"for":[63,74],"high":[64],"speed":[65],"microprocessor":[66],"designs":[67],"capable":[68],"of":[69,86,121,149,157,200,212,228,242,281],"simultaneous":[70],"voltage":[72],"selection":[73,127,193],"library":[75,202],"cells":[76,245],"across":[77],"technology":[79],"The":[82,125,167],"uses":[84],"knowledge":[85],"circuit":[88,159],"topology":[89,160],"rather":[90],"than":[91],"considering":[92,179],"only":[93],"immediate":[95],"local":[96],"connectivity":[97],"suggested":[100],"other":[102,168],"methods":[104],"evaluates":[106],"criticalities":[108],"originating":[109],"from":[110,221,274],"different":[111],"input":[112],"output":[114],"logic":[115],"cones":[116],"associated":[117],"with":[118,137],"every":[119],"pin":[120],"failing":[123,135,164,182],"path.":[124,183],"VTH":[126,140,192,214,244],"done":[129],"so":[130],"affect":[133],"multiple":[134,163],"paths":[136,165],"each":[138],"low":[139,213],"cell":[141],"selection,":[142],"hence":[143],"reducing":[144],"leakage":[145,237],"power.":[146,238],"Two":[147],"sets":[148],"algorithms":[150,208],"used":[152,284],"alternately.":[153],"One":[154],"takes":[155],"advantage":[156],"address":[162],"simultaneously.":[166],"performs":[169],"fine":[171],"tuned":[172],"that":[174],"has":[175],"more":[176],"granularity":[177],"particular":[181,217],"This":[184,204,251],"flow":[185,205],"not":[187],"limited":[188],"dual":[190],"but":[194],"can":[195],"also":[196,256],"support":[197],"use":[199],"multi-VTH":[201],"cells.":[203],"its":[207],"reduced":[209],"usage":[211,241],"multi-million":[218],"design":[220],"35.3%":[222],"10.7%":[224],"without":[225],"any":[226],"loss":[227],"thus":[230],"resulting":[231],"55.6%":[234],"drop":[235],"Reducing":[239],"lower":[243],"results":[246,273],"significant":[248],"reduction.":[250],"reduction":[252],"could":[255],"allow":[257],"running":[258],"chip":[260],"at":[261],"higher":[263],"VDD":[264],"frequency":[266],"original":[269],"envelope.":[271],"Production":[272],"this":[275],"tool":[276],"exceeded":[277],"efforts":[280],"another":[282],"commercially":[283],"EDA":[285],"tool.":[287]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}