{"id":"https://openalex.org/W1978874571","doi":"https://doi.org/10.1145/1231956.1231977","title":"Exploiting on-chip data behavior for delay minimization","display_name":"Exploiting on-chip data behavior for delay minimization","publication_year":2007,"publication_date":"2007-03-17","ids":{"openalex":"https://openalex.org/W1978874571","doi":"https://doi.org/10.1145/1231956.1231977","mag":"1978874571"},"language":"en","primary_location":{"id":"doi:10.1145/1231956.1231977","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231956.1231977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5104364366","display_name":"Nallamothu Satyanarayana","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Nallamothu Satyanarayana","raw_affiliation_strings":["Adams Engineering College, Paloncha, Khammam, India"],"affiliations":[{"raw_affiliation_string":"Adams Engineering College, Paloncha, Khammam, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001143341","display_name":"Madhu Mutyam","orcid":"https://orcid.org/0000-0003-1638-4195"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhu Mutyam","raw_affiliation_strings":["International Institute of Information Technology: Hyderabad, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology: Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025056144","display_name":"A. Vinaya Babu","orcid":"https://orcid.org/0000-0002-7507-3007"},"institutions":[{"id":"https://openalex.org/I10874241","display_name":"Jawaharlal Nehru Technological University, Hyderabad","ror":"https://ror.org/002tchr49","country_code":"IN","type":"education","lineage":["https://openalex.org/I10874241"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A Vinaya Babu","raw_affiliation_strings":["Jawaharlal Nehru Technological University: Hyderabad, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Jawaharlal Nehru Technological University: Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I10874241"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5104364366"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62018065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7353243827819824},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6514661908149719},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6050209999084473},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5179999470710754},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5057258605957031},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4815276265144348},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43452784419059753},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.4258948266506195},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4258521497249603},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3652254045009613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20847102999687195},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1549290418624878},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11996448040008545},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10219749808311462},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09356299042701721}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7353243827819824},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6514661908149719},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6050209999084473},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5179999470710754},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5057258605957031},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4815276265144348},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43452784419059753},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.4258948266506195},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4258521497249603},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3652254045009613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20847102999687195},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1549290418624878},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11996448040008545},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10219749808311462},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09356299042701721},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1231956.1231977","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231956.1231977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1531495056","https://openalex.org/W1558462509","https://openalex.org/W1974583787","https://openalex.org/W2011654103","https://openalex.org/W2043444301","https://openalex.org/W2074392240","https://openalex.org/W2099718120","https://openalex.org/W2100194387","https://openalex.org/W2106675540","https://openalex.org/W2110477661","https://openalex.org/W2113222277","https://openalex.org/W2117863453","https://openalex.org/W2123000046","https://openalex.org/W2133040214","https://openalex.org/W2139181536","https://openalex.org/W2144493049","https://openalex.org/W2158503671","https://openalex.org/W2168164610","https://openalex.org/W2170722955","https://openalex.org/W2593526577","https://openalex.org/W2914720866","https://openalex.org/W4249751941","https://openalex.org/W6684860212"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W4312814274","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2353836703"],"abstract_inverted_index":{"On-chip":[0],"buses":[1],"in":[2,24,32],"deep-submicron":[3],"designs":[4],"have":[5,21,60],"large":[6],"propagation":[7,47],"delay":[8,15,48],"due":[9],"to":[10,26,39],"dominant":[11],"coupling":[12],"capacitance.":[13],"As":[14],"impacts":[16],"system":[17],"performance,":[18],"several":[19],"techniques":[20,37,66],"been":[22],"proposed":[23],"literature":[25],"minimize":[27],"it.":[28],"A":[29],"common":[30],"point":[31],"most":[33],"of":[34,80],"the":[35,46,76],"existing":[36,65],"is":[38,49,54],"consider":[40,68],"uniformly":[41,69],"distributed":[42,70],"random":[43,71],"data,":[44],"but":[45],"data":[50,53,62,72,78],"dependent":[51],"and":[52,83],"application":[55,82],"dependent.":[56],"Different":[57],"applications":[58],"may":[59,73],"different":[61,87],"behavior.":[63],"The":[64],"which":[67],"not":[74],"exploit":[75],"exact":[77],"behavior":[79],"an":[81],"hence":[84],"can":[85],"give":[86],"performance":[88],"results.":[89]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}