{"id":"https://openalex.org/W2052110580","doi":"https://doi.org/10.1145/1231956.1231972","title":"Impact of interconnect length changes on effective materials properties (dielectric constant)","display_name":"Impact of interconnect length changes on effective materials properties (dielectric constant)","publication_year":2007,"publication_date":"2007-03-17","ids":{"openalex":"https://openalex.org/W2052110580","doi":"https://doi.org/10.1145/1231956.1231972","mag":"2052110580"},"language":"en","primary_location":{"id":"doi:10.1145/1231956.1231972","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1231956.1231972","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1231956.1231972","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/1231956.1231972","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042008601","display_name":"Mary Lanzerotti","orcid":"https://orcid.org/0000-0001-7802-1117"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mary Y. Lanzerotti","raw_affiliation_strings":["IBM T.J. Watson Research Center, Yorktown Heights, NY","IBM -- T. J. Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090543609","display_name":"Giovanni Fiorenza","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Giovanni Fiorenza","raw_affiliation_strings":["IBM T.J. Watson Research Center, Yorktown Heights, NY","IBM -- T. J. Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060974436","display_name":"R. Rand","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rick A. Rand","raw_affiliation_strings":["IBM T.J. Watson Research Center, Yorktown Heights, NY","IBM -- T. J. Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042008601"],"corresponding_institution_ids":["https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":1.0537,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7833216,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6246100068092346},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6234057545661926},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6066659688949585},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5776479840278625},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5528940558433533},{"id":"https://openalex.org/keywords/fetch","display_name":"Fetch","score":0.5127297639846802},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5033621191978455},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4836527109146118},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4692178964614868},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46261388063430786},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.45610788464546204},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4423716068267822},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4323985278606415},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4296448230743408},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.40344542264938354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38855642080307007},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2518264353275299},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20058673620224},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1180262565612793}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6246100068092346},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6234057545661926},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6066659688949585},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5776479840278625},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5528940558433533},{"id":"https://openalex.org/C131918245","wikidata":"https://www.wikidata.org/wiki/Q1409090","display_name":"Fetch","level":2,"score":0.5127297639846802},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5033621191978455},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4836527109146118},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4692178964614868},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46261388063430786},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.45610788464546204},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4423716068267822},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4323985278606415},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4296448230743408},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.40344542264938354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38855642080307007},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2518264353275299},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20058673620224},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1180262565612793},{"id":"https://openalex.org/C111368507","wikidata":"https://www.wikidata.org/wiki/Q43518","display_name":"Oceanography","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1231956.1231972","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1231956.1231972","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1231956.1231972","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/1231956.1231972","is_oa":true,"landing_page_url":"https://doi.org/10.1145/1231956.1231972","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/1231956.1231972","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2052110580.pdf","grobid_xml":"https://content.openalex.org/works/W2052110580.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1590243758","https://openalex.org/W1970296212","https://openalex.org/W1981175510","https://openalex.org/W2011786775","https://openalex.org/W2015540924","https://openalex.org/W2016100804","https://openalex.org/W2028954821","https://openalex.org/W2055346541","https://openalex.org/W2119753809","https://openalex.org/W2126365689","https://openalex.org/W2128852992","https://openalex.org/W2139240703","https://openalex.org/W2144321909","https://openalex.org/W2146306637","https://openalex.org/W2148201816","https://openalex.org/W2157024459","https://openalex.org/W2163064110","https://openalex.org/W2169468042","https://openalex.org/W3016495407"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W3200538824","https://openalex.org/W1561071093","https://openalex.org/W4295186528","https://openalex.org/W2097839191","https://openalex.org/W4389672975","https://openalex.org/W1965232212","https://openalex.org/W2109207559","https://openalex.org/W1987513258","https://openalex.org/W1963851171"],"abstract_inverted_index":{"This":[0,173],"paper":[1,174],"presents":[2,175],"models":[3,130],"and":[4,12,23,50,72,92,112,123,151,180],"a":[5,96,142,159,176,211],"methodology":[6,177],"to":[7,14,34,54,98,102,131,163,178],"evaluate":[8,134,164,179],"tradeoffs":[9],"between":[10],"technology":[11,79,104,144],"design":[13,21,38,87,117,168,186],"obtain":[15],"the":[16,25,35,45,60,70,83,86,100,113,165,182,191,203,218,234,240],"highest":[17],"frequency":[18],"in":[19,44,141,199,202,210,227,233],"ULSI":[20],"projects":[22],"quantifies":[24],"performance":[26,183,194,214],"improvement":[27],"that":[28,48,62],"can":[29],"be":[30],"expected.":[31],"With":[32],"respect":[33],"standard":[36],"chip":[37,154,171],"process,":[39,88],"it":[40],"is":[41,90,95,158],"well":[42,121],"known":[43],"academic":[46],"community":[47],"circuits":[49],"chips":[51],"are":[52,74,119,127,220],"required":[53],"satisfy":[55],"specific":[56],"constraints,":[57],"most":[58],"notably":[59],"requirement":[61],"all":[63],"signals":[64],"must":[65],"have":[66],"zero":[67],"slack":[68],"when":[69],"transistors":[71],"wires":[73],"manufactured":[75],"at":[76,124],"some":[77],"pre-specified":[78],"node.":[80],"To":[81],"amortize":[82],"cost":[84],"of":[85,116,167,185,239],"which":[89],"time-consuming":[91],"complex,":[93],"there":[94,126,157],"need":[97,160],"migrate":[99],"designs":[101,137,148,232],"future":[103,143],"nodes":[105],"with":[106,222],"minimal":[107],"redesign.":[108],"However,":[109],"this":[110,207],"problem":[111],"associated":[114],"implications":[115],"migration":[118],"less":[120],"known,":[122],"present":[125],"no":[128],"existing":[129],"help":[132],"designers":[133],"whether":[135,146],"migrated":[136,147],"will":[138,149],"operate":[139],"successfully":[140],"or":[145],"fail":[150],"thus":[152],"cause":[153],"failure.":[155],"Thus,":[156],"for":[161,225],"research":[162],"impact":[166,184,192],"changes":[169],"on":[170,193],"performance.":[172],"quantify":[181],"changes,":[187],"where":[188],"we":[189],"express":[190],"as":[195,209],"an":[196],"effective":[197],"change":[198],"dielectic":[200],"constant":[201],"wire":[204],"environment.":[205],"In":[206],"study,":[208],"previous":[212],"study[1],":[213],"estimates":[215],"obtained":[216,224],"from":[217],"model":[219],"compared":[221],"values":[223],"interconnections":[226],"18":[228],"ASIC-like":[229],"control":[230],"logic":[231],"Instruction":[235],"Fetch":[236],"Unit":[237],"(IFU)":[238],"1.3GHz":[241],"POWER4":[242],"microprocessor.":[243]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}