{"id":"https://openalex.org/W2089685112","doi":"https://doi.org/10.1145/1231956.1231959","title":"Stochastic interconnect layout sensitivity model","display_name":"Stochastic interconnect layout sensitivity model","publication_year":2007,"publication_date":"2007-03-17","ids":{"openalex":"https://openalex.org/W2089685112","doi":"https://doi.org/10.1145/1231956.1231959","mag":"2089685112"},"language":"en","primary_location":{"id":"doi:10.1145/1231956.1231959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231956.1231959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018095974","display_name":"Payman Zarkesh-Ha","orcid":"https://orcid.org/0000-0002-0571-9212"},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Payman Zarkesh-Ha","raw_affiliation_strings":["University of New Mexico, Albuquerque, NM","University of New Mexico, albuquerque, NM"],"affiliations":[{"raw_affiliation_string":"University of New Mexico, Albuquerque, NM","institution_ids":["https://openalex.org/I169521973"]},{"raw_affiliation_string":"University of New Mexico, albuquerque, NM","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033037194","display_name":"Ken Doniger","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116672","display_name":"Diabetes Care Center","ror":"https://ror.org/02m15g174","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210116672"]},{"id":"https://openalex.org/I4400573185","display_name":"Abbott Diabetes Care (United States)","ror":"https://ror.org/03vb88585","country_code":null,"type":"company","lineage":["https://openalex.org/I4210088555","https://openalex.org/I4400573185"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Doniger","raw_affiliation_strings":["Abbott Diabetes Care, Alameda, CA"],"affiliations":[{"raw_affiliation_string":"Abbott Diabetes Care, Alameda, CA","institution_ids":["https://openalex.org/I4210116672","https://openalex.org/I4400573185"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018095974"],"corresponding_institution_ids":["https://openalex.org/I169521973"],"apc_list":null,"apc_paid":null,"fwci":2.1075,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.87416908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.8177255988121033},{"id":"https://openalex.org/keywords/critical-area","display_name":"Critical area","score":0.7800655364990234},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6870819330215454},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6325559616088867},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.6175565719604492},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.58734130859375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5845368504524231},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5164316296577454},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4902201294898987},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.48477357625961304},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.41956204175949097},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.37593957781791687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36279040575027466},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35625988245010376},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2720309793949127},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25479841232299805},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.165029376745224},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12681987881660461},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.10263851284980774}],"concepts":[{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.8177255988121033},{"id":"https://openalex.org/C2779754485","wikidata":"https://www.wikidata.org/wiki/Q5186695","display_name":"Critical area","level":2,"score":0.7800655364990234},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6870819330215454},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6325559616088867},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.6175565719604492},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.58734130859375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5845368504524231},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5164316296577454},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4902201294898987},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.48477357625961304},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.41956204175949097},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.37593957781791687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36279040575027466},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35625988245010376},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2720309793949127},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25479841232299805},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.165029376745224},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12681987881660461},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.10263851284980774},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1231956.1231959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1231956.1231959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320338291","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W164528542","https://openalex.org/W1894532665","https://openalex.org/W1978845262","https://openalex.org/W2041090186","https://openalex.org/W2122658077","https://openalex.org/W2128531054","https://openalex.org/W2153437622","https://openalex.org/W2167285764","https://openalex.org/W4234217119","https://openalex.org/W4298081996"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2044122268","https://openalex.org/W2162651506","https://openalex.org/W1565715208","https://openalex.org/W1964352816","https://openalex.org/W2102933388","https://openalex.org/W2583707817","https://openalex.org/W2089685112"],"abstract_inverted_index":{"Semiconductor":[0],"manufacturing":[1],"yield":[2,27],"is":[3,61,65,89],"determined":[4],"by":[5],"the":[6,16,20,37,43,47,81],"defect":[7,24],"density":[8],"and":[9],"critical":[10,40,69],"area":[11,41,70],"i.e.":[12],"that":[13],"portion":[14],"of":[15,22,39,54],"layout":[17,34,44,55,82,88],"in":[18,26],"which":[19],"occurrence":[21],"a":[23,51,73,86],"results":[25],"loss.":[28],"In":[29],"this":[30],"paper,":[31],"we":[32],"define":[33],"sensitivity":[35,56,83],"as":[36],"ratio":[38],"to":[42,67,79],"area.":[45],"Utilizing":[46],"basic":[48],"probability":[49],"theory,":[50],"rigorous":[52],"derivation":[53],"for":[57,72,85],"random":[58],"logic":[59],"network":[60],"performed.":[62],"This":[63],"model":[64],"compared":[66],"actual":[68],"distributions":[71],"modern":[74],"microprocessor":[75],"design.":[76],"A":[77],"methodology":[78],"calculate":[80],"pattern":[84],"complex":[87],"proposed.":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}