{"id":"https://openalex.org/W2029830388","doi":"https://doi.org/10.1145/1229428.1229484","title":"Transactional programming in a multi-core environment","display_name":"Transactional programming in a multi-core environment","publication_year":2007,"publication_date":"2007-03-14","ids":{"openalex":"https://openalex.org/W2029830388","doi":"https://doi.org/10.1145/1229428.1229484","mag":"2029830388"},"language":"en","primary_location":{"id":"doi:10.1145/1229428.1229484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1229428.1229484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ali-Reza Adl-Tabatabai","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042148531","display_name":"Christos Kozyrakis","orcid":"https://orcid.org/0000-0002-3154-7530"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christos Kozyrakis","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111871445","display_name":"Bratin Saha","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bratin Saha","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA","Intel Corporation, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007158460"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.9252,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.86780465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"272","last_page":"272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13471","display_name":"Cognitive Functions and Memory","score":0.9793000221252441,"subfield":{"id":"https://openalex.org/subfields/3205","display_name":"Experimental and Cognitive Psychology"},"field":{"id":"https://openalex.org/fields/32","display_name":"Psychology"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8578345775604248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.839893102645874},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.7947075366973877},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5041965246200562},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5040406584739685},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.48392802476882935},{"id":"https://openalex.org/keywords/garbage-collection","display_name":"Garbage collection","score":0.4483621120452881},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.43405598402023315},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40472090244293213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.370887815952301},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3552281856536865},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35468798875808716},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32302361726760864},{"id":"https://openalex.org/keywords/garbage","display_name":"Garbage","score":0.19859972596168518},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.1039140522480011}],"concepts":[{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8578345775604248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.839893102645874},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.7947075366973877},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5041965246200562},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5040406584739685},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.48392802476882935},{"id":"https://openalex.org/C105122174","wikidata":"https://www.wikidata.org/wiki/Q322202","display_name":"Garbage collection","level":3,"score":0.4483621120452881},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.43405598402023315},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40472090244293213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.370887815952301},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3552281856536865},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35468798875808716},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32302361726760864},{"id":"https://openalex.org/C75403996","wikidata":"https://www.wikidata.org/wiki/Q5521979","display_name":"Garbage","level":2,"score":0.19859972596168518},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.1039140522480011},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1229428.1229484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1229428.1229484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W75086091","https://openalex.org/W334380453","https://openalex.org/W1503253544","https://openalex.org/W1550017767","https://openalex.org/W1580087508","https://openalex.org/W1986913310","https://openalex.org/W2029477989","https://openalex.org/W2052285774","https://openalex.org/W2057769886","https://openalex.org/W2079854797","https://openalex.org/W2092911542","https://openalex.org/W2095825766","https://openalex.org/W2099537990","https://openalex.org/W2105055683","https://openalex.org/W2105772643","https://openalex.org/W2107150212","https://openalex.org/W2108204150","https://openalex.org/W2113751407","https://openalex.org/W2116145395","https://openalex.org/W2121118021","https://openalex.org/W2122002361","https://openalex.org/W2125445874","https://openalex.org/W2126501440","https://openalex.org/W2135430119","https://openalex.org/W2135742761","https://openalex.org/W2149473197","https://openalex.org/W2150372703","https://openalex.org/W2152491655","https://openalex.org/W2154830615","https://openalex.org/W2168163009","https://openalex.org/W2169000705","https://openalex.org/W2170840630","https://openalex.org/W2172064476","https://openalex.org/W2495653112","https://openalex.org/W2751438781"],"related_works":["https://openalex.org/W2088444093","https://openalex.org/W133473147","https://openalex.org/W4252722439","https://openalex.org/W924353067","https://openalex.org/W2152491655","https://openalex.org/W2992926879","https://openalex.org/W1144911151","https://openalex.org/W2076409732","https://openalex.org/W120707803","https://openalex.org/W2104221844"],"abstract_inverted_index":{"With":[0],"single":[1],"thread":[2],"performance":[3],"starting":[4],"to":[5,11,16,40,72,93,129,141],"plateau,":[6],"HW":[7,42],"architects":[8],"have":[9,87],"turned":[10],"chip":[12],"level":[13],"multiprocessing":[14],"(CMP)":[15],"increase":[17,41],"processing":[18],"power.":[19],"All":[20],"major":[21],"microprocessor":[22],"companies":[23],"are":[24],"aggressively":[25],"shipping":[26],"multi-core":[27,73],"products":[28],"in":[29,49],"the":[30,58,61,70,76,100,108,119,122,131,148],"mainstream":[31],"computing":[32],"market.":[33],"Moore's":[34],"law":[35],"will":[36],"largely":[37],"be":[38],"used":[39],"thread-level":[43],"parallelism":[44],"through":[45],"higher":[46],"core":[47],"counts":[48],"a":[50,90],"CMP":[51],"environment.":[52],"CMPs":[53],"bring":[54],"new":[55],"challenges":[56],"into":[57],"design":[59,109,124],"of":[60,99,110],"software":[62,114],"system":[63],"stack.In":[64],"this":[65],"tutorial,":[66],"we":[67,81],"talk":[68],"about":[69],"shift":[71],"processors":[74],"and":[75,113,117,133,139,147,154],"programming":[77],"implications.":[78],"In":[79],"particular,":[80],"focus":[82],"on":[83],"transactional":[84,115,137],"programming.":[85],"Transactions":[86],"emerged":[88],"as":[89],"promising":[91],"alternative":[92],"lock-based":[94,104],"synchronization":[95],"that":[96],"eliminates":[97],"many":[98],"problems":[101],"associated":[102],"with":[103,136,144],"synchronization.":[105],"We":[106,126],"discuss":[107],"both":[111],"hardware":[112],"memory":[116,152],"quantify":[118],"tradeoffs":[120],"between":[121],"different":[123],"points.":[125],"show":[127],"how":[128,140],"extend":[130],"Java":[132],"C":[134],"languages":[135],"constructs,":[138],"integrate":[142],"transactions":[143],"compiler":[145],"optimizations":[146],"language":[149],"runtime":[150],"(e.g.,":[151],"manager":[153],"garbage":[155],"collection).":[156]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}