{"id":"https://openalex.org/W2133985130","doi":"https://doi.org/10.1145/1228784.1228896","title":"Physical aware clock skew rescheduling","display_name":"Physical aware clock skew rescheduling","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2133985130","doi":"https://doi.org/10.1145/1228784.1228896","mag":"2133985130"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077644151","display_name":"Xinjie Wei","orcid":"https://orcid.org/0000-0003-1437-1569"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xinjie Wei","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077644151"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.0537,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7968418,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"473","last_page":"476"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8818178176879883},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8116855025291443},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7464329600334167},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.7139230966567993},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6490111351013184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5103320479393005},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.49425506591796875},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.34470146894454956},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.343051552772522},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32094040513038635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22440382838249207},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1508525311946869},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11568138003349304},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05992233753204346}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8818178176879883},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8116855025291443},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7464329600334167},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.7139230966567993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6490111351013184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5103320479393005},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.49425506591796875},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.34470146894454956},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.343051552772522},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32094040513038635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22440382838249207},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1508525311946869},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11568138003349304},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05992233753204346}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W1997266137","https://openalex.org/W2011778848","https://openalex.org/W2056496431","https://openalex.org/W2093660707","https://openalex.org/W2100525812","https://openalex.org/W2138706204","https://openalex.org/W2144758504","https://openalex.org/W2149906774","https://openalex.org/W2155911206","https://openalex.org/W2163637408","https://openalex.org/W2164070656","https://openalex.org/W3033402345","https://openalex.org/W4252301872","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2116259070","https://openalex.org/W2163318442","https://openalex.org/W2123512677","https://openalex.org/W4232019485","https://openalex.org/W4327499872","https://openalex.org/W2164834710","https://openalex.org/W2128528443","https://openalex.org/W2028052815","https://openalex.org/W2066822161","https://openalex.org/W1866979339"],"abstract_inverted_index":{"Yield":[0],"driven":[1,76],"skew":[2,32,46,53,115],"scheduling":[3,54,116],"method":[4],"leads":[5],"to":[6,31],"a":[7],"clock":[8,77,98],"tree":[9,99],"with":[10,37,112],"much":[11],"greater":[12],"wire":[13,70,100],"length":[14,101],"and":[15,34,59,102,109],"buffer":[16,103],"number":[17,104],"that":[18,85],"is":[19],"not":[20,64],"acceptable":[21],"by":[22,107],"designer.":[23],"Geometry":[24],"based":[25],"register":[26],"position":[27],"relationships":[28],"are":[29,35,105],"converted":[30],"constraints":[33,39,47],"combined":[36],"timing":[38,66],"harmoniously.":[40],"With":[41],"the":[42,52,74,97],"two":[43],"kinds":[44],"of":[45],"together,":[48],"our":[49,86],"algorithm":[50,87],"solves":[51],"problem":[55],"for":[56,63],"both":[57],"restrictions":[58],"gives":[60],"safety":[61],"margins":[62],"only":[65],"variations":[67],"but":[68],"clocktree":[69],"variations.":[71],"It":[72],"makes":[73],"yield":[75,90],"network":[78],"realizable":[79],"inpractical":[80],"design.":[81],"Experimental":[82],"results":[83],"show":[84],"has":[88],"72.7%":[89],"improvement":[91],"then":[92],"normal":[93],"scheduling.":[94],"In":[95],"addition,":[96],"reduced":[106],"52.2%":[108],"40.4%":[110],"compared":[111],"previous":[113],"yielddriven":[114],"method.":[117]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}