{"id":"https://openalex.org/W2113664283","doi":"https://doi.org/10.1145/1228784.1228895","title":"GA-SVM feasibility model and optimization kernel applied to analog IC design automation","display_name":"GA-SVM feasibility model and optimization kernel applied to analog IC design automation","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2113664283","doi":"https://doi.org/10.1145/1228784.1228895","mag":"2113664283"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228895","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031390248","display_name":"Manuel Barros","orcid":"https://orcid.org/0000-0002-5891-1371"},"institutions":[{"id":"https://openalex.org/I4210126619","display_name":"Instituto Polit\u00e9cnico de Tomar","ror":"https://ror.org/03gsfpp62","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210126619"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Manuel Barros","raw_affiliation_strings":["Instituto Politecnico de Tomar, Tomar, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto Politecnico de Tomar, Tomar, Portugal","institution_ids":["https://openalex.org/I4210126619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009254375","display_name":"Jorge Guilherme","orcid":"https://orcid.org/0000-0001-9304-4974"},"institutions":[{"id":"https://openalex.org/I4210126619","display_name":"Instituto Polit\u00e9cnico de Tomar","ror":"https://ror.org/03gsfpp62","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210126619"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge Guilherme","raw_affiliation_strings":["Instituto Politecnico de Tomar, Tomar, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto Politecnico de Tomar, Tomar, Portugal","institution_ids":["https://openalex.org/I4210126619"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056512471","display_name":"Nuno Horta","orcid":"https://orcid.org/0000-0002-1687-1447"},"institutions":[{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Horta","raw_affiliation_strings":["Instituto Superior Tecnico, Lisboa, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto Superior Tecnico, Lisboa, Portugal","institution_ids":["https://openalex.org/I203847022","https://openalex.org/I4387152517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.9929,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.94144405,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"469","last_page":"472"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.6623623371124268},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.65350341796875},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.643008828163147},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.6196733713150024},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5294199585914612},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.48287704586982727},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46495354175567627},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43103939294815063},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4237286150455475},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.423020601272583},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.35553210973739624},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.3238723874092102},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22497332096099854},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17580628395080566}],"concepts":[{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.6623623371124268},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.65350341796875},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.643008828163147},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.6196733713150024},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5294199585914612},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.48287704586982727},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46495354175567627},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43103939294815063},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4237286150455475},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.423020601272583},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.35553210973739624},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.3238723874092102},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22497332096099854},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17580628395080566},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228895","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1507016871","https://openalex.org/W1561792925","https://openalex.org/W1594101521","https://openalex.org/W1996190198","https://openalex.org/W1996541803","https://openalex.org/W2008056655","https://openalex.org/W2012451526","https://openalex.org/W2085399494","https://openalex.org/W2131900240","https://openalex.org/W2144133630","https://openalex.org/W2147849504","https://openalex.org/W2153635508","https://openalex.org/W2162964517","https://openalex.org/W2165666706","https://openalex.org/W3120421331","https://openalex.org/W4248460126"],"related_works":["https://openalex.org/W2086397253","https://openalex.org/W2133122801","https://openalex.org/W600422426","https://openalex.org/W2007156430","https://openalex.org/W3081478936","https://openalex.org/W2785612136","https://openalex.org/W4327500672","https://openalex.org/W2545603903","https://openalex.org/W2734663060","https://openalex.org/W2306682566"],"abstract_inverted_index":{"An":[0],"efficient":[1,50],"use":[2],"of":[3,19,59,100,105,111],"macromodeling":[4],"techniques":[5,82],"is":[6,29,46,66,95,115],"pointed":[7],"out":[8],"as":[9],"an":[10,43],"effective":[11],"approach":[12,114],"to":[13,48,52,68],"improve":[14],"the":[15,20,56,70,77,80,86,90,98,112],"convergence":[16],"and":[17,42,54,61,119],"speed":[18],"optimization":[21,92],"process.":[22],"The":[23,64,109],"methodology":[24,94],"presented":[25],"in":[26],"this":[27],"paper":[28],"based":[30,93],"on":[31],"a":[32,101],"learning":[33],"scheme":[34],"using":[35],"Support":[36],"Vector":[37],"Machines(SVMs)":[38],"that":[39],"together":[40],"with":[41,117],"evolutionary":[44,81],"strategy":[45],"used":[47,67],"create":[49],"models":[51],"estimate":[53],"optimize":[55],"performance":[57],"parameters":[58],"analog":[60],"mixed-signal":[62],"ICs.":[63],"SVM":[65],"identify":[69],"feasible":[71],"design":[72,99],"space":[73],"regions":[74],"while":[75],"at":[76],"same":[78],"time":[79],"are":[83],"looking":[84],"for":[85,97],"global":[87],"optimum.":[88],"Finally,":[89],"proposed":[91,113],"demonstrated":[96],"well":[102],"known":[103],"class":[104],"CMOSoperational":[106],"amplifier":[107],"topologies.":[108],"efficiency":[110],"compared":[116],"standard":[118],"modified":[120],"genetic":[121],"algorithm":[122],"kernels.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}