{"id":"https://openalex.org/W2154443399","doi":"https://doi.org/10.1145/1228784.1228885","title":"Hand-in-hand verification of high-level synthesis","display_name":"Hand-in-hand verification of high-level synthesis","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2154443399","doi":"https://doi.org/10.1145/1228784.1228885","mag":"2154443399"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228885","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083752855","display_name":"Chandan Karfa","orcid":"https://orcid.org/0000-0002-3835-4184"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Karfa","raw_affiliation_strings":["IIT Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000320359","display_name":"Dipankar Sarkar","orcid":"https://orcid.org/0000-0002-5970-3718"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dipankar Sarkar","raw_affiliation_strings":["IIT Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027424392","display_name":"Chittaranjan Mandal","orcid":"https://orcid.org/0000-0002-5228-7002"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chittaranjan Mandal","raw_affiliation_strings":["IIT Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058274734","display_name":"Chris Reade","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chris Reade","raw_affiliation_strings":["Kingston Business School, Kingston Hill, England, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kingston Business School, Kingston Hill, England, UK","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6292,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73467004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"429","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8446763157844543},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7601712942123413},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7574039697647095},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.6820906400680542},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5916983485221863},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5629671216011047},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5095184445381165},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.499248743057251},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.48612260818481445},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4797731339931488},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.47940966486930847},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4524674117565155},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4482024312019348},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4416934847831726},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4373573660850525},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4321420192718506},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4169582426548004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38708674907684326},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17422911524772644},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16287094354629517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1177959144115448},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.10492706298828125}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8446763157844543},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7601712942123413},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7574039697647095},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6820906400680542},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5916983485221863},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5629671216011047},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5095184445381165},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.499248743057251},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.48612260818481445},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4797731339931488},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.47940966486930847},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4524674117565155},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4482024312019348},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4416934847831726},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4373573660850525},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4321420192718506},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4169582426548004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38708674907684326},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17422911524772644},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16287094354629517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1177959144115448},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.10492706298828125},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1228784.1228885","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.944.4775","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.944.4775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://sit.iitkgp.ernet.in/%7Echitta/pubs/glsvlsi07.pdf","raw_type":"text"},{"id":"pmh:oai:eprints.kingston.ac.uk:2037","is_oa":false,"landing_page_url":"http://eprints.kingston.ac.uk/id/eprint/2037/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400991","display_name":"Research Repository (Kingston University London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801636071","host_organization_name":"Kingston Hospital NHS Trust","host_organization_lineage":["https://openalex.org/I2801636071"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference or Workshop Item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1541092693","https://openalex.org/W2026880718","https://openalex.org/W2100882463","https://openalex.org/W2103943940","https://openalex.org/W2104683808","https://openalex.org/W2105063618","https://openalex.org/W2113272334","https://openalex.org/W2123972661","https://openalex.org/W2133921312","https://openalex.org/W2165304220","https://openalex.org/W2171318521","https://openalex.org/W2378259225","https://openalex.org/W2987907651","https://openalex.org/W3146075203","https://openalex.org/W4234537939","https://openalex.org/W4251912342","https://openalex.org/W6675106950"],"related_works":["https://openalex.org/W2106507440","https://openalex.org/W3023586562","https://openalex.org/W2162615969","https://openalex.org/W3120172095","https://openalex.org/W3082696694","https://openalex.org/W3209085687","https://openalex.org/W1496505755","https://openalex.org/W2105593427","https://openalex.org/W4386764073","https://openalex.org/W4375857205"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"formal":[4],"verification":[5,30,50,123],"methodology":[6],"of":[7,15,57,92,97,116],"high-level":[8],"synthesis":[9,37,121],"(HLS)":[10],"process.":[11,38],"The":[12,39,49,83],"abstraction":[13],"level":[14],"the":[16,26,29,36,70,74,93,114,117],"input":[17],"to":[18,24,32,78],"HLS":[19,40,135],"is":[20,52,85],"so":[21],"high":[22],"compared":[23],"thatof":[25],"output":[27],"that":[28,68],"has":[31,126],"proceed":[33],"hand-in-hand":[34,120],"with":[35,62],"verificationis":[41],"performed":[42],"in":[43,46],"three":[44,81],"phases":[45,72],"this":[47],"work.":[48],"method":[51,76,84],"based":[53],"on":[54,133],"equivalence":[55],"checking":[56],"two":[58],"finite":[59],"state":[60],"machines":[61],"data-paths(FSMDs).":[63],"Unlike":[64],"most":[65],"reported":[66],"works":[67],"targets":[69],"individual":[71],"independently,":[73],"proposed":[75],"applies":[77],"all":[79],"these":[80],"phases.":[82],"strong":[86],"enoughto":[87],"accommodate":[88],"control":[89],"structure":[90],"modification":[91],"original":[94],"behaviour,":[95],"application":[96],"several":[98,134],"code":[99],"motion":[100],"techniques":[101],"during":[102,107],"scheduling":[103],"and":[104,122,129],"register":[105,108],"optimization":[106],"allocation.":[109],"It":[110],"can":[111],"also":[112],"verify":[113],"correctness":[115],"controller.":[118],"A":[119],"tool":[124],"SAST":[125],"been":[127],"developed":[128],"tested":[130],"for":[131],"effectiveness":[132],"benchmark":[136],"circuits.":[137]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}