{"id":"https://openalex.org/W2170697746","doi":"https://doi.org/10.1145/1228784.1228879","title":"Reducing verification overhead with RTL slicing","display_name":"Reducing verification overhead with RTL slicing","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2170697746","doi":"https://doi.org/10.1145/1228784.1228879","mag":"2170697746"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228879","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037617564","display_name":"Jen-Chieh Ou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jen-Chieh Ou","raw_affiliation_strings":["CWRU, Cleveland, OH"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CWRU, Cleveland, OH","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021334492","display_name":"D.G. Saab","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel G. Saab","raw_affiliation_strings":["CWRU, Cleveland, OH"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CWRU, Cleveland, OH","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002643397","display_name":"Qiang Qiang","orcid":"https://orcid.org/0000-0002-9071-3236"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiang Qiang","raw_affiliation_strings":["Synopsys, Mountain View, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["UT Austin, Austin, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UT Austin, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17548858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"399","last_page":"404"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.794479489326477},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7010219097137451},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6629995703697205},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6077102422714233},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.6053751111030579},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5985113382339478},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.597619354724884},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5426408052444458},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4824445843696594},{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.47110679745674133},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45660829544067383},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.43474438786506653},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.358271062374115},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1322970688343048},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09812155365943909}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.794479489326477},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7010219097137451},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6629995703697205},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6077102422714233},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6053751111030579},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5985113382339478},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.597619354724884},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5426408052444458},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4824445843696594},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.47110679745674133},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45660829544067383},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.43474438786506653},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.358271062374115},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1322970688343048},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09812155365943909},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228879","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1493721853","https://openalex.org/W1503570386","https://openalex.org/W1511155470","https://openalex.org/W1554885925","https://openalex.org/W1559507652","https://openalex.org/W1838320025","https://openalex.org/W2024148935","https://openalex.org/W2036265926","https://openalex.org/W2048051309","https://openalex.org/W2060910994","https://openalex.org/W2103846971","https://openalex.org/W2107291559","https://openalex.org/W2120271505","https://openalex.org/W2131776465","https://openalex.org/W2133181803","https://openalex.org/W2139789865","https://openalex.org/W2141109493","https://openalex.org/W2142785340","https://openalex.org/W2149107969","https://openalex.org/W2162310108","https://openalex.org/W2168081446","https://openalex.org/W2293624369","https://openalex.org/W4302458519","https://openalex.org/W6630643794","https://openalex.org/W6679654759"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W4301348901","https://openalex.org/W2361881307","https://openalex.org/W2962898432","https://openalex.org/W2059150015","https://openalex.org/W2350806125","https://openalex.org/W3120172095","https://openalex.org/W3155012083"],"abstract_inverted_index":{"Design":[0],"complexity":[1,27],"is":[2,54,63,82],"increasing":[3],"with":[4,130],"every":[5],"technology":[6],"generation,":[7],"causing":[8],"verification":[9,78,91,97,125],"tools":[10,126],"to":[11,24,43,57,87,127],"require":[12],"large":[13],"amounts":[14],"of":[15,28],"resources.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20,46],"develop":[21],"a":[22,34,40,77,85,89],"technique":[23],"reduce":[25],"the":[26,58,67,102,124],"verifying":[29],"digital":[30],"designs":[31],"described":[32],"in":[33],"Hardware":[35],"Description":[36],"Language":[37],"(HDL).":[38],"For":[39],"given":[41],"property":[42],"be":[44],"verified,":[45],"derive":[47],"an":[48,95],"HDL":[49],"executable":[50],"design":[51,69],"slice":[52,62],"that":[53,107],"behaviorally":[55],"equivalent":[56],"original":[59,68],"design.":[60],"The":[61,80],"less":[64],"complex":[65,131],"than":[66],"and":[70,93,113,119],"requires":[71],"fewer":[72],"resources":[73],"for":[74,116],"analysis":[75],"by":[76],"tool.":[79,98],"slicer":[81],"implemented":[83],"as":[84],"pre-processor":[86],"SMV,":[88],"SAT-based":[90],"tool,":[92],"Formal,":[94],"ATPG-based":[96],"Experimental":[99],"results":[100],"on":[101],"USB2.0":[103],"IP":[104],"core":[105],"show":[106],"RTL":[108],"slicing":[109],"reduces":[110],"both":[111,117],"CPU":[112],"memory":[114],"overhead":[115],"SMV":[118],"Formal.":[120],"This":[121],"reduction":[122],"allows":[123],"effectively":[128],"deal":[129],"designs.":[132]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}