{"id":"https://openalex.org/W2106985425","doi":"https://doi.org/10.1145/1228784.1228861","title":"DFM issues for 65nm and beyond","display_name":"DFM issues for 65nm and beyond","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2106985425","doi":"https://doi.org/10.1145/1228784.1228861","mag":"2106985425"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228861","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047909050","display_name":"Jamil Kawa","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Jamil Kawa","raw_affiliation_strings":["Synopsys, Mountain View, CA","Synopsys, Mountain View, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Mountain View, CA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109909965","display_name":"Charles Chiang","orcid":"https://orcid.org/0009-0008-6079-4355"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Charles Chiang","raw_affiliation_strings":["Synopsys, Mountain View, CA","Synopsys, Mountain View, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys, Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Mountain View, CA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4369,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83177985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"318","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.979729950428009},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.6558758020401001},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6309984922409058},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5639256238937378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5396691560745239},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.534013569355011},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4306960701942444},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42915600538253784},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.4261441230773926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39799076318740845},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3887694180011749},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.347400039434433},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.23785799741744995},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18113145232200623},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.14352017641067505},{"id":"https://openalex.org/keywords/process-engineering","display_name":"Process engineering","score":0.12122485041618347},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10178530216217041}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.979729950428009},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.6558758020401001},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6309984922409058},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5639256238937378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5396691560745239},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.534013569355011},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4306960701942444},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42915600538253784},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.4261441230773926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39799076318740845},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3887694180011749},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.347400039434433},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.23785799741744995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18113145232200623},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.14352017641067505},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.12122485041618347},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10178530216217041},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228861","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W654391366","https://openalex.org/W1537332224","https://openalex.org/W2034763686","https://openalex.org/W2099320289","https://openalex.org/W2103323734","https://openalex.org/W2140291285","https://openalex.org/W2147293610","https://openalex.org/W2149447807","https://openalex.org/W2163262735","https://openalex.org/W2503688236","https://openalex.org/W6722878190"],"related_works":["https://openalex.org/W2157255030","https://openalex.org/W2048044560","https://openalex.org/W2088294739","https://openalex.org/W1988896275","https://openalex.org/W2026259318","https://openalex.org/W2183741735","https://openalex.org/W4246351405","https://openalex.org/W1573321145","https://openalex.org/W2121129272","https://openalex.org/W1970762549"],"abstract_inverted_index":{"The":[0],"90nm":[1],"technology":[2],"node":[3,18],"is":[4,9],"a":[5,28,41,101],"mature":[6],"process":[7],"and":[8,40,51,63,76,83],"currently":[10],"in":[11,27,45,71,94],"full":[12],"production.":[13],"It":[14],"was":[15,43],"the":[16,21,46,55,61,95],"first":[17],"to":[19,36],"challenge":[20],"limitations":[22,39],"of":[23,57,60,103],"193":[24],"nm":[25],"lithography":[26,68],"significant":[29],"way.":[30],"Many":[31],"creative":[32],"solutions":[33],"were":[34],"devised":[35],"circumvent":[37],"those":[38,104],"lot":[42],"learned":[44],"process.":[47],"Now":[48],"65nm,":[49],"45nm,":[50],"32nm":[52],"are":[53],"pushing":[54],"envelope":[56],"every":[58,92],"aspect":[59],"design":[62,77,96],"manufacturing":[64],"flow;":[65],"not":[66],"just":[67],"but":[69],"also":[70],"device":[72,74],"engineering,":[73],"modeling,":[75],"methodology.":[78],"Design":[79,84],"for":[80,85],"Manufacturability":[81],"(DFM)":[82],"Yield":[86],"(DFY)":[87],"dictate":[88],"that":[89],"we":[90,99],"optimize":[91],"step":[93],"flow.":[97],"Here":[98],"address":[100],"plurality":[102],"challenges.":[105]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}