{"id":"https://openalex.org/W2164012847","doi":"https://doi.org/10.1145/1228784.1228857","title":"DAG based library-free technology mapping","display_name":"DAG based library-free technology mapping","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2164012847","doi":"https://doi.org/10.1145/1228784.1228857","mag":"2164012847"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"F. S. Marques","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L. S. Rosa","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"R. P. Ribas","raw_affiliation_strings":["UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. S. Sapatnekar","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I131787340","display_name":"Seagate (United States)","ror":"https://ror.org/04p1xtv71","country_code":"US","type":"company","lineage":["https://openalex.org/I131787340"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. I. Reis","raw_affiliation_strings":["Nangate Inc, Menlo Park, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nangate Inc, Menlo Park, CA","institution_ids":["https://openalex.org/I131787340"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"293","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7880071997642517},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6541438102722168},{"id":"https://openalex.org/keywords/directed-acyclic-graph","display_name":"Directed acyclic graph","score":0.5893106460571289},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5539374947547913},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5332533717155457},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5192309021949768},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5187230706214905},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4954320192337036},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.454293429851532},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.43190425634384155},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4293655753135681},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4203016757965088},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3532390594482422},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.30801886320114136},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24326235055923462},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14271166920661926},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1047508716583252}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7880071997642517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6541438102722168},{"id":"https://openalex.org/C74197172","wikidata":"https://www.wikidata.org/wiki/Q1195339","display_name":"Directed acyclic graph","level":2,"score":0.5893106460571289},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5539374947547913},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5332533717155457},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5192309021949768},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5187230706214905},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4954320192337036},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.454293429851532},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.43190425634384155},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4293655753135681},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4203016757965088},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3532390594482422},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.30801886320114136},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24326235055923462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14271166920661926},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1047508716583252},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1228784.1228857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.612.9340","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.612.9340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.ufrgs.br/logics/docman/conf_2007_glsvlsi_marques.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.81.7478","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.81.7478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.umn.edu/users/sachin/conf/glsvlsi07fm.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1839465939","https://openalex.org/W1891500466","https://openalex.org/W1909917788","https://openalex.org/W1963548198","https://openalex.org/W1980365623","https://openalex.org/W2007701500","https://openalex.org/W2011342051","https://openalex.org/W2078179095","https://openalex.org/W2088115909","https://openalex.org/W2096466247","https://openalex.org/W2103015818","https://openalex.org/W2114301751","https://openalex.org/W2129501340","https://openalex.org/W2133839464","https://openalex.org/W2140880945","https://openalex.org/W2141047538","https://openalex.org/W2145126108","https://openalex.org/W2158020817","https://openalex.org/W2427843410","https://openalex.org/W4240866746","https://openalex.org/W4242228517","https://openalex.org/W6675596335"],"related_works":["https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W2039140951","https://openalex.org/W2157277696","https://openalex.org/W2018106661","https://openalex.org/W2074526596","https://openalex.org/W4242010157","https://openalex.org/W1851795671","https://openalex.org/W2125277664"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,36,48,61],"library-free":[4],"technology":[5,84],"mapping":[6,56],"algorithm":[7,15,57],"to":[8,33,35,81],"reduce":[9],"delay":[10,73,91],"in":[11,47],"combinational":[12],"circuits.":[13],"The":[14,40,55],"reduces":[16],"the":[17,24,52,68,82,86],"overall":[18],"number":[19,41],"of":[20,42,67],"series":[21,43],"transistors":[22,44],"through":[23,76],"longest":[25],"path,":[26],"considering":[27,93],"that":[28],"each":[29],"cell":[30],"network":[31],"has":[32],"obey":[34],"maximum":[37],"admitted":[38],"chain.":[39],"is":[45,58],"computed":[46],"Boolean":[49],"way,":[50],"reducing":[51],"structural":[53],"bias.":[54],"performed":[59],"on":[60],"Directed":[62],"Acyclic":[63],"Graph":[64],"(DAG)":[65],"description":[66],"circuit.":[69],"Preliminary":[70],"results":[71],"for":[72],"were":[74],"obtained":[75],"SPICE":[77],"simulations.":[78],"When":[79],"compared":[80],"SIS":[83],"mapping,":[85],"proposed":[87],"method":[88],"shows":[89],"significant":[90],"reductions,":[92],"circuits":[94],"mapped":[95],"with":[96],"different":[97],"libraries.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}