{"id":"https://openalex.org/W2147485935","doi":"https://doi.org/10.1145/1228784.1228853","title":"Analyzing and modeling process balance for sub-threshold circuit design","display_name":"Analyzing and modeling process balance for sub-threshold circuit design","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2147485935","doi":"https://doi.org/10.1145/1228784.1228853","mag":"2147485935"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228853","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084277107","display_name":"Joseph F. Ryan","orcid":"https://orcid.org/0000-0001-5478-0522"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph F. Ryan","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jiajing Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiajing Wang","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7930768728256226},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.772278904914856},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.7209286689758301},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5679047703742981},{"id":"https://openalex.org/keywords/balance","display_name":"Balance (ability)","score":0.5656678080558777},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4557066559791565},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4113547205924988},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.384457528591156},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34259796142578125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20674055814743042},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19569090008735657},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19341814517974854},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1462298333644867},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11820009350776672}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7930768728256226},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.772278904914856},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.7209286689758301},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5679047703742981},{"id":"https://openalex.org/C168031717","wikidata":"https://www.wikidata.org/wiki/Q1530280","display_name":"Balance (ability)","level":2,"score":0.5656678080558777},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4557066559791565},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4113547205924988},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.384457528591156},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34259796142578125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20674055814743042},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19569090008735657},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19341814517974854},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1462298333644867},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11820009350776672},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C99508421","wikidata":"https://www.wikidata.org/wiki/Q2678675","display_name":"Physical medicine and rehabilitation","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1228784.1228853","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.102.4890","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.102.4890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.virginia.edu/rlpvlsi/content/papers/Ryan_GLSVLSI07.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life in Land","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/15"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W160671272","https://openalex.org/W649475307","https://openalex.org/W1491082069","https://openalex.org/W1574732376","https://openalex.org/W1588498712","https://openalex.org/W1607087355","https://openalex.org/W1841730948","https://openalex.org/W1963836677","https://openalex.org/W1967171495","https://openalex.org/W2002038549","https://openalex.org/W2018219387","https://openalex.org/W2053774923","https://openalex.org/W2078755136","https://openalex.org/W2087107264","https://openalex.org/W2097825079","https://openalex.org/W2108519747","https://openalex.org/W2109458212","https://openalex.org/W2111372718","https://openalex.org/W2131833150","https://openalex.org/W2151614652","https://openalex.org/W2154941994","https://openalex.org/W2161503242","https://openalex.org/W2189326752","https://openalex.org/W2543907405","https://openalex.org/W3140989007","https://openalex.org/W3172772885","https://openalex.org/W4210613719","https://openalex.org/W4237030520","https://openalex.org/W6606489272","https://openalex.org/W6637229500","https://openalex.org/W6650729477"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W1811213809","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,12,25,36,53,74,84,90],"strong":[4],"effects":[5,75],"on":[6,43],"sub-threshold":[7,98],"digital":[8],"circuit":[9,39],"operation":[10,99],"of":[11,14,27,46,73,76,86,93],"ratio":[13,33],"PMOS":[15],"and":[16,34,40,89],"NMOS":[17],"current":[18],"in":[19,100],"a":[20,67,101],"given":[21,102],"process.":[22,103],"We":[23,64],"define":[24],"concept":[26],"process":[28,62,77,87],"balance/imbalance":[29],"as":[30],"describing":[31],"this":[32],"explain":[35],"impact":[37,85],"ofdifferent":[38],"environmental":[41],"parameters":[42],"processbalance.":[44],"Many":[45],"these":[47],"characteristics":[48],"are":[49],"best":[50],"understood":[51],"by":[52],"degree":[54],"to":[55,95],"which":[56],"they":[57],"increase":[58],"or":[59],"further":[60],"decrease":[61],"balance.":[63],"also":[65],"propose":[66],"model":[68],"that":[69,79],"provides":[70],"accurate":[71],"estimation":[72],"balance":[78],"is":[80],"useful":[81],"for":[82,97],"understanding":[83],"variations":[88],"appropriate":[91],"types":[92],"circuits":[94],"use":[96]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}