{"id":"https://openalex.org/W2126165222","doi":"https://doi.org/10.1145/1228784.1228852","title":"Modeling and estimating leakage current in series-parallel CMOS networks","display_name":"Modeling and estimating leakage current in series-parallel CMOS networks","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2126165222","doi":"https://doi.org/10.1145/1228784.1228852","mag":"2126165222"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228852","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062131940","display_name":"Paulo F. Butzen","orcid":"https://orcid.org/0000-0003-1587-7596"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Paulo F. Butzen","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Algre, Brazil","Universidade Federal do Rio Grande do Sul, Porto Algre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Algre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Algre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["Nangate Inc, Herlev, Denmark","Nangate Inc, Herlev, Denmark#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nangate Inc, Herlev, Denmark","institution_ids":[]},{"raw_affiliation_string":"Nangate Inc, Herlev, Denmark#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043025421","display_name":"Chris H. Kim","orcid":"https://orcid.org/0000-0002-4194-1347"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris H. Kim","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN","University of Minnesota , Minneapolis, Mn"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota , Minneapolis, Mn","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"269","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8706821203231812},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7746418118476868},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6576107740402222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5756858587265015},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5727953314781189},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5299956202507019},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4916744828224182},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3691987097263336},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3207275867462158},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23157724738121033},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2061111330986023}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8706821203231812},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7746418118476868},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6576107740402222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5756858587265015},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5727953314781189},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5299956202507019},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4916744828224182},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3691987097263336},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3207275867462158},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23157724738121033},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2061111330986023},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228852","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W67633605","https://openalex.org/W1540493384","https://openalex.org/W1543643719","https://openalex.org/W1761143336","https://openalex.org/W1970278706","https://openalex.org/W1982756257","https://openalex.org/W2083626899","https://openalex.org/W2086964874","https://openalex.org/W2088115909","https://openalex.org/W2114301751","https://openalex.org/W2131862714","https://openalex.org/W2165523058","https://openalex.org/W6632380943","https://openalex.org/W6637710587"],"related_works":["https://openalex.org/W2806295079","https://openalex.org/W2924345281","https://openalex.org/W2159448561","https://openalex.org/W3023368799","https://openalex.org/W3080559572","https://openalex.org/W2130544382","https://openalex.org/W2144789955","https://openalex.org/W2171305391","https://openalex.org/W2067581760","https://openalex.org/W2544418033"],"abstract_inverted_index":{"This":[0],"paper":[1],"reviews":[2],"the":[3,41,74],"modeling":[4],"of":[5,21,73],"subthreshold":[6],"leakage":[7,44,55],"current":[8,33],"and":[9],"proposes":[10],"an":[11],"improved":[12],"model":[13,56],"for":[14],"general":[15],"series-parallel":[16],"CMOS":[17,47,68],"networks.":[18],"The":[19,53],"presence":[20],"on-switches":[22],"in":[23,31,40],"off-networks,":[24],"ignored":[25],"by":[26],"previous":[27],"works,":[28],"is":[29],"considered":[30],"static":[32],"analysis.":[34],"Both":[35],"contributions":[36],"present":[37],"significant":[38],"influence":[39],"logic":[42],"circuit":[43],"prediction":[45],"when":[46],"complex":[48],"gates":[49],"are":[50],"extensively":[51],"used.":[52],"proposed":[54],"has":[57],"been":[58],"validated":[59],"through":[60],"electrical":[61],"simulations,":[62],"taking":[63],"into":[64],"account":[65],"a":[66],"130nm":[67],"technology,":[69],"with":[70],"good":[71],"correlation":[72],"results.":[75]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}