{"id":"https://openalex.org/W2120937992","doi":"https://doi.org/10.1145/1228784.1228851","title":"Design of mixed gates for leakage reduction","display_name":"Design of mixed gates for leakage reduction","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2120937992","doi":"https://doi.org/10.1145/1228784.1228851","mag":"2120937992"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228851","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228851","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056538809","display_name":"Frank Sill Torres","orcid":"https://orcid.org/0000-0002-4028-455X"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Frank Sill","raw_affiliation_strings":["University of Rostock, Rostock, UNK, Germany","University of Rostock, Rostock, UNK, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Rostock, UNK, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"University of Rostock, Rostock, UNK, Germany#TAB#","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035606543","display_name":"Jiaixi You","orcid":null},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jiaixi You","raw_affiliation_strings":["University of Rostock, Rostock, UNK, Germany","University of Rostock, Rostock, UNK, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Rostock, UNK, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"University of Rostock, Rostock, UNK, Germany#TAB#","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103173327","display_name":"Dirk Timmermann","orcid":"https://orcid.org/0000-0001-9267-9695"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dirk Timmermann","raw_affiliation_strings":["University of Rostock, Rostock, UNK, Germany","University of Rostock, Rostock, UNK, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Rostock, Rostock, UNK, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"University of Rostock, Rostock, UNK, Germany#TAB#","institution_ids":["https://openalex.org/I4665924"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5056538809"],"corresponding_institution_ids":["https://openalex.org/I4665924"],"apc_list":null,"apc_paid":null,"fwci":3.8636,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.93445732,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7658072113990784},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.668978214263916},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6666849851608276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6191322207450867},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5882223844528198},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5820373296737671},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5442342162132263},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5194661021232605},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49737170338630676},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41232171654701233},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34959736466407776},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3446946144104004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24690505862236023},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.19368314743041992},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1464535892009735},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12060204148292542},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10498502850532532}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7658072113990784},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.668978214263916},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6666849851608276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6191322207450867},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5882223844528198},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5820373296737671},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5442342162132263},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5194661021232605},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49737170338630676},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41232171654701233},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34959736466407776},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3446946144104004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24690505862236023},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.19368314743041992},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1464535892009735},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12060204148292542},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10498502850532532},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228851","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228851","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W193979539","https://openalex.org/W1508110350","https://openalex.org/W1600369258","https://openalex.org/W2086964874","https://openalex.org/W2099493071","https://openalex.org/W2110134128","https://openalex.org/W2112045932","https://openalex.org/W2112173236","https://openalex.org/W2117810651","https://openalex.org/W2134067926","https://openalex.org/W2136403269","https://openalex.org/W2146116313","https://openalex.org/W2154941994","https://openalex.org/W2156369666","https://openalex.org/W2168356039","https://openalex.org/W3172772885"],"related_works":["https://openalex.org/W2900067469","https://openalex.org/W2130342263","https://openalex.org/W2968511773","https://openalex.org/W2128559064","https://openalex.org/W2316140901","https://openalex.org/W1966025033","https://openalex.org/W3217506815","https://openalex.org/W1503103436","https://openalex.org/W2112323026","https://openalex.org/W2171305391"],"abstract_inverted_index":{"Leakage":[0],"power":[1,26],"dissipation":[2,14],"is":[3,40,71],"one":[4],"of":[5,24,47,59,77,83,92,107],"the":[6,11,22,54,64],"most":[7],"critical":[8],"factors":[9],"for":[10,21],"overall":[12],"current":[13],"and":[15,56,75,80],"future":[16],"designs.":[17,100],"However,":[18],"design":[19,30,78],"techniques":[20],"reduction":[23,91,106],"leakage":[25,90],"should":[27],"not":[28],"decrease":[29],"performance.":[31],"Therefore,":[32],"an":[33,88,104],"enhanced":[34],"Dual":[35,112],"Vth/Dual":[36,113],"Tox":[37,114],"CMOS":[38,115],"ap-proach":[39],"presented":[41],"which":[42],"applies":[43],"mixed":[44],"gates":[45],"consisting":[46],"different":[48,60],"transistor":[49],"types.":[50],"The":[51],"paper":[52],"introduces":[53],"new":[55],"fundamental":[57],"idea":[58],"gate":[61],"types":[62],"before":[63],"various":[65],"possible":[66],"configurations":[67],"are":[68],"analyzed.":[69],"This":[70,101],"followed":[72],"by":[73],"extraction":[74],"exploration":[76],"rules":[79],"recommendations.":[81],"Simulations":[82],"modified":[84],"ISCAS'85":[85],"designs":[86],"show":[87],"average":[89],"60%":[93],"at":[94],"constant":[95],"performance":[96],"compared":[97,109],"to":[98,103,110],"raw":[99],"corresponds":[102],"additional":[105],"20%":[108],"previous":[111],"approaches.":[116]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}