{"id":"https://openalex.org/W2100062144","doi":"https://doi.org/10.1145/1228784.1228849","title":"Structured and tuned array generation (STAG) for high-performance random logic","display_name":"Structured and tuned array generation (STAG) for high-performance random logic","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2100062144","doi":"https://doi.org/10.1145/1228784.1228849","mag":"2100062144"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228849","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012357226","display_name":"Matthew M. Ziegler","orcid":"https://orcid.org/0000-0002-9259-7304"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew M. Ziegler","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY","IBM -- T. J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039048751","display_name":"Gary S. Ditlow","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gary S. Ditlow","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY","IBM -- T. J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029986931","display_name":"Stephen Kosonocky","orcid":"https://orcid.org/0009-0007-1656-8070"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen V. Kosonocky","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY","IBM -- T. J. Watson Research Center, Yorktown Heights, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM -- T. J. Watson Research Center, Yorktown Heights, NY","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108121313","display_name":"Zhenyu Qi","orcid":"https://orcid.org/0009-0003-1195-3771"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhenyu (Jerry) Qi","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea R. Stan","raw_affiliation_strings":["University of Virginia, Charlottesville, VA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6763207912445068},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6687936186790466},{"id":"https://openalex.org/keywords/tuner","display_name":"Tuner","score":0.6607711911201477},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.5871732831001282},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4894615411758423},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4876476526260376},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4865402281284332},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4492829144001007},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4330558776855469},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4289151430130005},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37115979194641113},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3273985981941223},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2337484061717987},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14819219708442688},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12148857116699219},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11168321967124939},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.09432056546211243}],"concepts":[{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6763207912445068},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6687936186790466},{"id":"https://openalex.org/C9819579","wikidata":"https://www.wikidata.org/wiki/Q1544018","display_name":"Tuner","level":3,"score":0.6607711911201477},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.5871732831001282},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4894615411758423},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4876476526260376},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4865402281284332},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4492829144001007},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4330558776855469},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4289151430130005},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37115979194641113},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3273985981941223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2337484061717987},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14819219708442688},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12148857116699219},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11168321967124939},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.09432056546211243},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228849","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1506040058","https://openalex.org/W1507269286","https://openalex.org/W1966878414","https://openalex.org/W2019314969","https://openalex.org/W2042714660","https://openalex.org/W2059836005","https://openalex.org/W2098445357","https://openalex.org/W2105761964","https://openalex.org/W2113498927","https://openalex.org/W2116075993","https://openalex.org/W2126379574","https://openalex.org/W2126983197","https://openalex.org/W2128986352","https://openalex.org/W2155731457","https://openalex.org/W2162002393","https://openalex.org/W2169468042","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2746929098","https://openalex.org/W4296473373","https://openalex.org/W2542280163","https://openalex.org/W2059422871","https://openalex.org/W1976440785","https://openalex.org/W2533122910","https://openalex.org/W2810170748","https://openalex.org/W2540085505","https://openalex.org/W2152533674","https://openalex.org/W2151104031"],"abstract_inverted_index":{"Regularly":[0],"structured":[1,35],"design":[2,21,27,64,77],"techniques":[3],"can":[4],"combat":[5],"complexity":[6],"on":[7],"a":[8,25,43,54,58,74],"variety":[9,75],"of":[10,46,76],"fronts.":[11],"We":[12],"present":[13],"the":[14,47,63,67],"Structured":[15],"and":[16,79,96],"Tuned":[17],"Array":[18],"Generation":[19],"(STAG)":[20],"methodology,":[22],"which":[23],"provides":[24,70],"complete":[26],"solution":[28],"from":[29],"logic":[30],"to":[31,57],"layout":[32],"for":[33,72,86,93],"regularly":[34],"circuits.":[36],"The":[37,49],"STAG":[38],"circuit":[39],"tuning":[40,50,68],"constraints":[41],"are":[42],"key":[44],"component":[45],"methodology.":[48],"contraints":[51,78],"first":[52],"guide":[53],"SPICE-level":[55],"tuner":[56],"violation":[59],"free":[60],"region":[61],"in":[62],"space.":[65],"Secondly,":[66],"methodology":[69],"flexibility":[71],"targeting":[73],"objectives.":[80],"Design":[81],"examples":[82],"illustrate":[83],"STAG's":[84],"ability":[85],"fast":[87],"turnaround":[88],"time":[89],"as":[90,92],"well":[91],"high":[94],"performance":[95],"timing":[97],"critical":[98],"random":[99],"logic.":[100]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}