{"id":"https://openalex.org/W2149736242","doi":"https://doi.org/10.1145/1228784.1228846","title":"A new decompression system for the configuration process of SRAM-based FPGAS","display_name":"A new decompression system for the configuration process of SRAM-based FPGAS","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2149736242","doi":"https://doi.org/10.1145/1228784.1228846","mag":"2149736242"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228846","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087219426","display_name":"M. Violante","orcid":"https://orcid.org/0000-0002-5821-3418"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Violante","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5021426042"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.3177,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8626664876937866},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8418000936508179},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7562931776046753},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.680583655834198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6575824618339539},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5029241442680359},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4719209671020508},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42495396733283997},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42209678888320923},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4105928838253021},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07262706756591797}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8626664876937866},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8418000936508179},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7562931776046753},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.680583655834198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6575824618339539},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5029241442680359},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4719209671020508},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42495396733283997},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42209678888320923},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4105928838253021},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07262706756591797}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1228784.1228846","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1501972","is_oa":false,"landing_page_url":"http://porto.polito.it/1501972/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1547315652","https://openalex.org/W1594401100","https://openalex.org/W2072210981","https://openalex.org/W2105999584","https://openalex.org/W2115294662","https://openalex.org/W2129402073","https://openalex.org/W2138518100","https://openalex.org/W2149052212","https://openalex.org/W2149602244","https://openalex.org/W2159959433","https://openalex.org/W4238228080","https://openalex.org/W4285719527","https://openalex.org/W6623508184"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2034458695","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Nowadays":[0],"Field":[1],"Programmable":[2],"Gate":[3],"Arrays":[4],"(FPGAs)":[5],"are":[6,130],"an":[7,122],"improved":[8],"technology":[9],"for":[10],"developing":[11],"high-performance":[12],"embedded":[13,123],"systems.":[14],"SRAM-based":[15,102,118,156],"FPGAs":[16,103,157],"offers":[17],"the":[18,26,30,38,47,53,56,63,71,79,127,136,169],"possibility":[19],"of":[20,49,55,73,100],"in-the-field":[21],"reconfiguration":[22],"that":[23,59,95],"results":[24,105,153],"in":[25,106,166],"ability":[27],"to":[28,32,36,43,77,115],"adapt":[29],"product":[31],"modified":[33],"user's":[34],"requirements,":[35],"enrich":[37],"product's":[39],"features,":[40],"or":[41],"simply":[42],"correct":[44],"bugs.":[45],"With":[46],"advent":[48],"multi-million":[50],"gate":[51],"FPGAs,":[52],"size":[54],"configuration":[57,80,92,98,128],"information":[58],"defines":[60],"what":[61],"circuit":[62],"FPGA":[64,119],"implements":[65],"has":[66],"increased":[67],"drastically,":[68],"and":[69,104,146],"thus":[70],"amount":[72],"external":[74,143],"memory":[75,167],"needed":[76],"keep":[78],"data":[81,129],"is":[82,113],"increasing":[83],"dramatically.":[84],"In":[85],"this":[86],"work":[87],"we":[88],"developed":[89],"a":[90],"novel":[91],"compression":[93,108],"system":[94,112],"exploits":[96],"internal":[97],"mechanism":[99],"modern":[101,117],"high":[107,148],"efficiency.":[109],"The":[110],"proposed":[111,137],"applicable":[114],"any":[116,142],"devices":[120],"having":[121],"microprocessor":[124],"core":[125],"since":[126],"processed":[131],"as":[132],"raw":[133],"data.":[134],"Moreover,":[135],"approach":[138],"does":[139],"not":[140],"require":[141],"hardware":[144],"support":[145],"allows":[147],"speed":[149],"dynamic":[150],"reconfiguration.":[151],"Experimental":[152],"on":[154,168],"Xilinx":[155],"platform":[158],"implementing":[159],"several":[160],"real-world":[161],"circuits":[162],"demonstrated":[163],"82%":[164],"savings":[165],"average.":[170]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}