{"id":"https://openalex.org/W2131017602","doi":"https://doi.org/10.1145/1228784.1228841","title":"A design kit for a fully working shared memory multiprocessor on FPGA","display_name":"A design kit for a fully working shared memory multiprocessor on FPGA","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2131017602","doi":"https://doi.org/10.1145/1228784.1228841","mag":"2131017602"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228841","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228841","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041853964","display_name":"Antonino Tumeo","orcid":"https://orcid.org/0000-0001-9452-120X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Antonino Tumeo","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038294114","display_name":"Matteo Monchiero","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Monchiero","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028565685","display_name":"Fabrizio Ferrandi","orcid":"https://orcid.org/0000-0003-0301-4419"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Ferrandi","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041853964"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":4.4474,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.94399847,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.837145209312439},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8132804036140442},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.673853874206543},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.589697003364563},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5739811062812805},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5528469085693359},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5490883588790894},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5409404635429382},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.5020565986633301},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4623144567012787},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4607338607311249},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.44189149141311646},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.43838343024253845},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41903653740882874},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.37152713537216187},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.29519757628440857},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.29130521416664124},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2795301079750061},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.2508575916290283},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.14029273390769958},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.13638681173324585}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.837145209312439},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8132804036140442},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.673853874206543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.589697003364563},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5739811062812805},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5528469085693359},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5490883588790894},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5409404635429382},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.5020565986633301},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4623144567012787},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4607338607311249},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.44189149141311646},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.43838343024253845},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41903653740882874},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.37152713537216187},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.29519757628440857},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.29130521416664124},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2795301079750061},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.2508575916290283},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.14029273390769958},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.13638681173324585}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1228784.1228841","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228841","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.552.1966","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.552.1966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.deib.polimi.it/gpalermo/papers/GLS07.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/240809","is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=1228841","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W563794187","https://openalex.org/W1552339311","https://openalex.org/W1582084802","https://openalex.org/W1608410804","https://openalex.org/W1850405760","https://openalex.org/W2106653867","https://openalex.org/W2114822644","https://openalex.org/W2124354872","https://openalex.org/W7053292074"],"related_works":["https://openalex.org/W2781952239","https://openalex.org/W1848192231","https://openalex.org/W254684032","https://openalex.org/W4230333905","https://openalex.org/W1942416056","https://openalex.org/W1545683692","https://openalex.org/W2135236335","https://openalex.org/W1768902350","https://openalex.org/W1965563745","https://openalex.org/W2183984965"],"abstract_inverted_index":{"This":[0,73],"paper":[1],"presents":[2],"a":[3,7,12,17,22,26,34,39,60,80,84],"framework":[4,30],"to":[5,32,63,79],"design":[6],"shared":[8,40,49,70],"memory":[9,41,71],"multiprocessor":[10],"on":[11],"programmable":[13],"platform.":[14],"We":[15],"propose":[16],"complete":[18],"flow,":[19],"composed":[20],"by":[21,37],"programming":[23],"model":[24,62],"and":[25,98],"template":[27],"architecture.":[28],"Our":[29],"permits":[31],"write":[33],"parallel":[35],"application":[36],"using":[38],"model.":[42],"It":[43],"deals":[44],"with":[45,51,68,91],"the":[46,65,69,96],"consistency":[47],"of":[48,54],"data,":[50],"no":[52],"need":[53],"hardware":[55],"coherence":[56],"protocol,":[57],"but":[58],"uses":[59],"software":[61],"properlyallsynchronize":[64],"local":[66],"copies":[67],"image.":[72],"idea":[74],"can":[75],"be":[76,103],"applied":[77],"both":[78],"scratchpad-based":[81],"architecture":[82,88],"or":[83],"cache-based":[85],"one.":[86],"The":[87],"is":[89],"synthesizable":[90],"standard":[92],"IPs,":[93],"such":[94],"as":[95],"softcores":[97],"interconnect":[99],"elements,":[100],"which":[101],"may":[102],"found":[104],"in":[105],"any":[106],"commercial":[107],"FPGA":[108],"toolset.":[109]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}