{"id":"https://openalex.org/W2163391648","doi":"https://doi.org/10.1145/1228784.1228826","title":"Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264/AVC","display_name":"Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264/AVC","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2163391648","doi":"https://doi.org/10.1145/1228784.1228826","mag":"2163391648"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228826","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100405177","display_name":"Zhenyu Liu","orcid":"https://orcid.org/0000-0002-6270-9475"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Zhenyu Liu","raw_affiliation_strings":["Waseda University, Kitakyushu, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058825605","display_name":"Yiqing Huang","orcid":"https://orcid.org/0000-0002-2143-3329"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yiqing Huang","raw_affiliation_strings":["Waseda University, Kitakyushu, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054453371","display_name":"Yang Song","orcid":"https://orcid.org/0000-0002-9477-567X"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yang Song","raw_affiliation_strings":["Waseda University, Kitakyushu, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101825973","display_name":"Satoshi Goto","orcid":"https://orcid.org/0000-0002-6387-048X"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Goto","raw_affiliation_strings":["Waseda University, Kitakyushu, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103206427","display_name":"Takeshi Ikenaga","orcid":"https://orcid.org/0000-0001-8338-8175"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Ikenaga","raw_affiliation_strings":["Waseda University, Kitakyushu, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waseda University, Kitakyushu, Fukuoka, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2785,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.89453471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"160","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.7264072299003601},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.7200219631195068},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6959869861602783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6912558078765869},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6521728038787842},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5924649238586426},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.569223940372467},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5621290802955627},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.516676664352417},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.512015163898468},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.48917916417121887},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.486184298992157},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.48386943340301514},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.46260866522789},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4609340727329254},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31478816270828247},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31018996238708496},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20893216133117676},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20737111568450928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1256445050239563},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11539456248283386}],"concepts":[{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.7264072299003601},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.7200219631195068},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6959869861602783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6912558078765869},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6521728038787842},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5924649238586426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.569223940372467},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5621290802955627},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.516676664352417},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.512015163898468},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.48917916417121887},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.486184298992157},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.48386943340301514},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.46260866522789},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4609340727329254},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31478816270828247},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31018996238708496},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20893216133117676},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20737111568450928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1256445050239563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11539456248283386},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228826","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1836233800","https://openalex.org/W1979459774","https://openalex.org/W1983849809","https://openalex.org/W2003331958","https://openalex.org/W2044149496","https://openalex.org/W2113724275","https://openalex.org/W2121840029","https://openalex.org/W2133632259"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2575964431","https://openalex.org/W2544255433","https://openalex.org/W2029891867","https://openalex.org/W2141277095","https://openalex.org/W2060045242","https://openalex.org/W2359926786","https://openalex.org/W2609406488","https://openalex.org/W2106127105","https://openalex.org/W3123703559"],"abstract_inverted_index":{"One":[0],"hardware":[1,38,51],"efficient":[2,39],"and":[3,24,28],"high":[4],"speed":[5,66],"architecture":[6,35],"for":[7],"variableblock":[8],"size":[9],"motion":[10],"estimation":[11],"in":[12,16,32,72,95],"H.264":[13],"is":[14,70,88],"presented":[15],"this":[17,34,68],"paper.":[18],"Through":[19],"compressing":[20],"the":[21,44,63,78,82,96],"propagated":[22],"data":[23],"optimizing":[25],"theprocessing":[26],"element":[27],"adder":[29],"tree":[30],"circuits":[31],"pipeline,":[33],"gets":[36],"more":[37],"datapath":[40],"logic.":[41],"Compared":[42],"with":[43,103],"original":[45],"Propagate":[46],"Partial":[47],"SAD":[48],"structure,":[49],"12.1%":[50],"cost":[52],"can":[53,92],"be":[54,93],"saved.":[55],"With":[56,77],"TSMC":[57],"0.18\u03bcm":[58],"CMOS":[59],"1P6M":[60],"standard":[61],"celllibrary,":[62],"maximum":[64,83],"clock":[65],"of":[67,85,99],"design":[69,87],"227MHz":[71],"worstwork":[73],"conditions":[74],"(1.62V,":[75],"125\u00b0C).":[76],"48x32":[79],"search":[80],"range,":[81],"throughput":[84],"our":[86],"147786":[89],"MB/S,":[90],"which":[91],"used":[94],"real-time":[97],"encoding":[98],"VGA":[100],"resolution":[101],"frame":[102],"4":[104],"reference":[105],"frames":[106],"at":[107],"30Hz.":[108]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}