{"id":"https://openalex.org/W2163891245","doi":"https://doi.org/10.1145/1228784.1228810","title":"A buffered crossbar-based chip interconnection framework supporting quality of service","display_name":"A buffered crossbar-based chip interconnection framework supporting quality of service","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2163891245","doi":"https://doi.org/10.1145/1228784.1228810","mag":"2163891245"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228810","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032739499","display_name":"Ioannis Papaefstathiou","orcid":"https://orcid.org/0000-0001-6386-5616"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Ioannis Papaefstathiou","raw_affiliation_strings":["Technical University of Crete, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055270120","display_name":"George Kornaros","orcid":"https://orcid.org/0000-0002-2371-0633"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Kornaros","raw_affiliation_strings":["Technical University of Crete, Chania, Greece"],"affiliations":[{"raw_affiliation_string":"Technical University of Crete, Chania, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062011118","display_name":"Nikolaos Chrysos","orcid":"https://orcid.org/0009-0002-8497-6985"},"institutions":[{"id":"https://openalex.org/I4210127348","display_name":"FORTH Institute of Electronic Structure and Laser","ror":"https://ror.org/02a3mhk13","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210127348","https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Chrysos","raw_affiliation_strings":["FORTH-ICS, Heraklio, Greece"],"affiliations":[{"raw_affiliation_string":"FORTH-ICS, Heraklio, Greece","institution_ids":["https://openalex.org/I4210127348"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032739499"],"corresponding_institution_ids":["https://openalex.org/I55741626"],"apc_list":null,"apc_paid":null,"fwci":1.6044,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85934388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7944420576095581},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7537083625793457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7461458444595337},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6683885455131531},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.6575077176094055},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6104121804237366},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5680414438247681},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5254434943199158},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.509479820728302},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.49276378750801086},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41225171089172363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38408002257347107},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.14027893543243408},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12295767664909363},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10399317741394043}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7944420576095581},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7537083625793457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7461458444595337},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6683885455131531},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.6575077176094055},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6104121804237366},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5680414438247681},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5254434943199158},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.509479820728302},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49276378750801086},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41225171089172363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38408002257347107},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.14027893543243408},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12295767664909363},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10399317741394043}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1228784.1228810","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1897189179","https://openalex.org/W1968411746","https://openalex.org/W1973468635","https://openalex.org/W2011403724","https://openalex.org/W2027048014","https://openalex.org/W2031273683","https://openalex.org/W2033912633","https://openalex.org/W2111366547","https://openalex.org/W2125600099","https://openalex.org/W2139126128","https://openalex.org/W2154597023","https://openalex.org/W2156530904","https://openalex.org/W2160642395","https://openalex.org/W2162660599","https://openalex.org/W2167094727","https://openalex.org/W2168082067"],"related_works":["https://openalex.org/W4297664933","https://openalex.org/W2145017421","https://openalex.org/W2576538540","https://openalex.org/W1757304091","https://openalex.org/W2152379259","https://openalex.org/W2099993311","https://openalex.org/W2226270586","https://openalex.org/W223007697","https://openalex.org/W3010619501","https://openalex.org/W2161995522"],"abstract_inverted_index":{"As":[0],"Systems-on-a-Chip":[1],"(SoCs)":[2],"become":[3],"larger,":[4],"the":[5,9,21,38,56,61,70,77,94,122],"problem":[6],"of":[7,37,41,52,93,112,125],"interconnecting":[8],"various":[10],"subsystems":[11],"becomes":[12],"more":[13],"complicated.":[14],"In":[15],"this":[16,126,136],"framework,":[17],"certain":[18,50],"alternatives":[19],"to":[20],"standard":[22],"buses,":[23],"based":[24,84],"on":[25,85],"Network":[26],"Technologies,":[27],"have":[28],"emerged":[29],"as":[30],"innovative":[31],"approaches":[32],"for":[33,139],"SoC's":[34],"interconnect.":[35],"One":[36],"main":[39,91],"advantages":[40],"such":[42],"an":[43],"alternative,":[44],"is":[45,83,97,130],"that":[46,98,141],"it":[47,64,99,105,116],"can":[48],"offer":[49],"Quality":[51],"Service":[53],"(QoS)":[54],"over":[55],"internal":[57],"cross-connects":[58],"while":[59,115],"at":[60],"same":[62],"time":[63],"supports":[65,101],"higher":[66],"transfer":[67],"rates":[68],"than":[69],"existing":[71],"on-chip":[72],"buses.":[73],"This":[74],"paper":[75],"presents":[76],"first":[78],"chip":[79],"interconnection":[80],"architecture,":[81],"which":[82],"a":[86],"buffered":[87],"crossbar":[88],"switch.":[89],"The":[90],"advantage":[92],"proposed":[95],"system":[96],"efficiently":[100],"different":[102],"priority":[103],"levels;":[104],"also":[106],"provides":[107],"several":[108],"Gigabits":[109],"per":[110],"Second":[111],"aggregate":[113],"bandwidth,":[114],"introduces":[117],"very":[118],"low":[119],"latency.":[120],"Moreover,":[121],"hardware":[123],"complexity":[124],"highly":[127],"scalable":[128],"scheme":[129],"minimal.":[131],"All":[132],"those":[133],"facts":[134],"make":[135],"framework":[137],"ideal":[138],"SoCs":[140],"contain":[142],"IP":[143],"cores":[144],"with":[145],"diverse":[146],"speed/throughput":[147],"requirements.":[148]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}