{"id":"https://openalex.org/W2104825709","doi":"https://doi.org/10.1145/1228784.1228787","title":"Multi-processor operating system emulation framework with thermal feedback for systems-on-chip","display_name":"Multi-processor operating system emulation framework with thermal feedback for systems-on-chip","publication_year":2007,"publication_date":"2007-03-11","ids":{"openalex":"https://openalex.org/W2104825709","doi":"https://doi.org/10.1145/1228784.1228787","mag":"2104825709"},"language":"en","primary_location":{"id":"doi:10.1145/1228784.1228787","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/99250","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069275031","display_name":"Salvatore Carta","orcid":"https://orcid.org/0000-0001-9481-511X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Carta","raw_affiliation_strings":["University of Cagliari, Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031653904","display_name":"Andrea Acquaviva","orcid":"https://orcid.org/0000-0002-7323-759X"},"institutions":[{"id":"https://openalex.org/I190397597","display_name":"University of Urbino","ror":"https://ror.org/04q4kt073","country_code":"IT","type":"education","lineage":["https://openalex.org/I190397597"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Acquaviva","raw_affiliation_strings":["University of Urbino, Urbino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Urbino, Urbino, Italy","institution_ids":["https://openalex.org/I190397597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050340889","display_name":"Pablo Valle","orcid":"https://orcid.org/0000-0002-0588-316X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pablo G. Del Valle","raw_affiliation_strings":["Complutense University of Madrid, Madrid, Spain","Complutense University of Madrid. Madrid. Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Complutense University of Madrid. Madrid. Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074236306","display_name":"David Atienza","orcid":"https://orcid.org/0000-0001-9536-4947"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Atienza","raw_affiliation_strings":["LSI/EPFL, Lausanne, Switzerland","LSI, EPFL, Lausanne, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI/EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"LSI, EPFL, Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["LSI/EPFL, Lausanne, Switzerland","LSI, EPFL, Lausanne, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI/EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"LSI, EPFL, Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061032213","display_name":"Fernando Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-4688-8650"},"institutions":[{"id":"https://openalex.org/I4210116173","display_name":"Hospital General Universitario de Ciudad Real","ror":"https://ror.org/02f30ff69","country_code":"ES","type":"healthcare","lineage":["https://openalex.org/I4210116173","https://openalex.org/I4210141158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Fernando Rincon","raw_affiliation_strings":["Ciudad Real, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ciudad Real, Madrid, Spain","institution_ids":["https://openalex.org/I4210116173"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS/Bologna University, Bologna, Italy","DEIS, Bologna University, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS/Bologna University, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"DEIS, Bologna University, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020729196","display_name":"J.M. Mend\u0131\u0301as","orcid":"https://orcid.org/0000-0003-2142-338X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose M. Mendias","raw_affiliation_strings":["DACYA/Complutense University of Madrid, Madrid, Spain","DACYA/Complutense University of Madrid, Madrid, Spain#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DACYA/Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"DACYA/Complutense University of Madrid, Madrid, Spain#TAB#","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"311","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9438337087631226},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9060931205749512},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7424514293670654},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6933668851852417},{"id":"https://openalex.org/keywords/middleware","display_name":"Middleware (distributed applications)","score":0.5654172897338867},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5502427816390991},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5458787083625793},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.544590413570404},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.4807986319065094},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.4540872573852539},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4113099277019501},{"id":"https://openalex.org/keywords/embedded-operating-system","display_name":"Embedded operating system","score":0.4101408123970032},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.40816041827201843},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34972119331359863},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3476945757865906},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2608920931816101},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.162798672914505}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9438337087631226},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9060931205749512},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7424514293670654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6933668851852417},{"id":"https://openalex.org/C169468491","wikidata":"https://www.wikidata.org/wiki/Q146923","display_name":"Middleware (distributed applications)","level":2,"score":0.5654172897338867},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5502427816390991},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5458787083625793},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.544590413570404},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.4807986319065094},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.4540872573852539},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4113099277019501},{"id":"https://openalex.org/C35939892","wikidata":"https://www.wikidata.org/wiki/Q1139923","display_name":"Embedded operating system","level":3,"score":0.4101408123970032},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.40816041827201843},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34972119331359863},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3476945757865906},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2608920931816101},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.162798672914505},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1145/1228784.1228787","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1228784.1228787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM Great Lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.473.6357","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.473.6357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://icwww.epfl.ch/~demichel/publications/archive/2007/p311-carta.pdf","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/49254","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/49254","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:infoscience.epfl.ch:99250","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/99250","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:iris.unica.it:11584/105722","is_oa":false,"landing_page_url":"http://hdl.handle.net/11584/105722","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:porto.polito.it:2302724","is_oa":false,"landing_page_url":"http://porto.polito.it/2302724/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:99250","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/99250","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1580327099","https://openalex.org/W1970939331","https://openalex.org/W2022740893","https://openalex.org/W2025816492","https://openalex.org/W2060967598","https://openalex.org/W2112137708","https://openalex.org/W2118955652","https://openalex.org/W2121435882","https://openalex.org/W2130513448","https://openalex.org/W2137280659","https://openalex.org/W2152165066","https://openalex.org/W2168674602"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W347744696","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W3146394219"],"abstract_inverted_index":{"Multi-Processor":[0],"System-On-Chip":[1],"(MPSoC)":[2],"can":[3],"provide":[4],"the":[5,18,43,55,74,81,86,95,110,118,136,143,146],"performance":[6,154],"levels":[7],"required":[8],"by":[9],"high-end":[10],"embedded":[11],"applications.":[12],"However,":[13],"they":[14],"do":[15],"so":[16],"at":[17,80,117],"price":[19],"of":[20,45,76,88,112,138,145],"an":[21,152],"increasing":[22],"power":[23],"density,":[24],"which":[25],"may":[26],"lead":[27],"to":[28,40,101,108],"thermal":[29,77,114],"runaway":[30],"if":[31],"coupled":[32],"with":[33,85,121],"low-cost":[34],"packaging":[35],"and":[36,83,97,107,148],"cooling.":[37],"Hence,":[38],"mechanisms":[39],"efficiently":[41],"evaluate":[42],"effectiveness":[44,144],"advanced":[46],"thermal-aware":[47,139],"operating-system":[48],"(OS)":[49],"strategies":[50,79,116],"(e.g.":[51],"task":[52],"migration)":[53],"onto":[54],"available":[56],"MPSoC":[57,68],"hardware":[58,96],"are":[59],"needed.":[60],"In":[61],"this":[62],"paper,":[63],"we":[64],"propose":[65],"a":[66,89],"new":[67],"OS":[69],"emulation":[70,153],"framework":[71,93],"that":[72,127],"enables":[73],"study":[75],"management":[78,115],"architectural-":[82],"OS-levels":[84],"help":[87],"standard":[90],"FPGA.":[91],"This":[92],"includes":[94],"software":[98],"components":[99],"needed":[100],"accurately":[102],"model":[103],"complex":[104],"MPSoCs":[105],"architectures,":[106],"test":[109],"effects":[111],"run-time":[113],"OS/middleware":[119],"level":[120],"real-life":[122],"inputs.":[123],"Our":[124],"results":[125],"show":[126],"migration":[128,140],"overhead":[129],"is":[130],"negligible":[131],"w.r.t.":[132],"temperature":[133],"timings,":[134],"enabling":[135],"development":[137],"strategies.":[141],"Moreover,":[142],"monitoring":[147],"feedback":[149],"mechanism":[150],"provides":[151],"only":[155],"ten":[156],"times":[157],"slower":[158],"than":[159],"real":[160],"time.":[161]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}