{"id":"https://openalex.org/W4246896219","doi":"https://doi.org/10.1145/1217088.1217096","title":"Instruction set synthesis with efficient instruction encoding for configurable processors","display_name":"Instruction set synthesis with efficient instruction encoding for configurable processors","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W4246896219","doi":"https://doi.org/10.1145/1217088.1217096"},"language":"en","primary_location":{"id":"doi:10.1145/1217088.1217096","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1217088.1217096","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100780257","display_name":"Jongeun Lee","orcid":"https://orcid.org/0000-0003-1523-2974"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jong-Eun Lee","raw_affiliation_strings":["Samsung Electronics Co., Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics Co., Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043594476","display_name":"Ki\u2010Young Choi","orcid":"https://orcid.org/0000-0001-6138-6697"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Seoul National University, Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil D. Dutt","raw_affiliation_strings":["University of California, Irvine, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100780257"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68664877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"1","first_page":"8","last_page":"es"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9359986782073975},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7169704437255859},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6095679402351379},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5914485454559326},{"id":"https://openalex.org/keywords/addressing-mode","display_name":"Addressing mode","score":0.543487548828125},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5354777574539185},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.514453649520874},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4908340573310852},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4865976572036743},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.45820191502571106},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4390130043029785},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.34612441062927246},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.2318040430545807},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15638461709022522},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.13358300924301147},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09642034769058228}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9359986782073975},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7169704437255859},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6095679402351379},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5914485454559326},{"id":"https://openalex.org/C16901944","wikidata":"https://www.wikidata.org/wiki/Q367183","display_name":"Addressing mode","level":4,"score":0.543487548828125},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5354777574539185},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.514453649520874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4908340573310852},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4865976572036743},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.45820191502571106},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4390130043029785},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34612441062927246},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.2318040430545807},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15638461709022522},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.13358300924301147},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09642034769058228}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1217088.1217096","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1217088.1217096","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2900306051","https://openalex.org/W2104586137","https://openalex.org/W2036206036","https://openalex.org/W2047885859","https://openalex.org/W4387540511","https://openalex.org/W3173973232","https://openalex.org/W2534569838","https://openalex.org/W2092187323","https://openalex.org/W2009892418","https://openalex.org/W1998235821"],"abstract_inverted_index":{"Application-specific":[0],"instructions":[1,17,55,69,76,126,147],"can":[2],"significantly":[3],"improve":[4,28],"the":[5,29,38,64,71,74,80,84,99,107,114,135,143,150,156,185],"performance,":[6],"energy-efficiency,":[7],"and":[8,60,83,140,162],"code":[9],"size":[10],"of":[11,33,40,67,124,146,179],"configurable":[12,35],"processors.":[13,197],"While":[14],"generating":[15],"new":[16,46,54,75,125],"from":[18],"application-specific":[19,68],"operation":[20],"patterns":[21],"has":[22],"been":[23],"a":[24,34,57,92,122],"common":[25],"way":[26],"to":[27,48,62,181],"instruction":[30,104,151],"set":[31,66,145],"(IS)":[32],"processor,":[36],"automating":[37],"design":[39],"ISs":[41,175],"for":[42,106,113,188],"given":[43,108,115],"applications":[44],"poses":[45],"challenges---how":[47],"create":[49],"as":[50,52,110,112],"well":[51,111],"utilize":[53],"in":[56],"systematic":[58],"manner,":[59],"how":[61],"choose":[63],"best":[65,144],"considering":[70],"various":[72,129],"effects":[73],"may":[77],"have":[78],"on":[79,193],"data":[81,116,136],"path":[82,117,137],"compilation?":[85],"To":[86],"address":[87],"these":[88],"problems,":[89],"we":[90],"present":[91,164],"novel":[93],"IS":[94,100,187],"synthesis":[95],"framework":[96],"that":[97,176],"optimizes":[98],"through":[101],"an":[102,165],"efficient":[103],"encoding":[105,130],"application":[109,190],"architecture.":[118],"We":[119,154],"first":[120],"build":[121],"library":[123],"created":[127],"with":[128],"alternatives":[131],"taking":[132],"into":[133],"account":[134],"architecture":[138],"constraints,":[139],"then":[141],"select":[142],"while":[148],"satisfying":[149],"bitwidth":[152],"constraint.":[153],"formulate":[155],"problem":[157],"using":[158,171],"integer":[159],"linear":[160],"programming":[161],"also":[163],"effective":[166],"heuristic":[167],"algorithm.":[168],"Experimental":[169],"results":[170],"our":[172],"technique":[173],"generate":[174],"show":[177],"improvements":[178],"up":[180],"about":[182],"40%":[183],"over":[184],"native":[186],"several":[189],"benchmarks":[191],"running":[192],"typical":[194],"embedded":[195],"RISC":[196]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}