{"id":"https://openalex.org/W2141752451","doi":"https://doi.org/10.1145/1216919.1216946","title":"GlitchLess","display_name":"GlitchLess","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W2141752451","doi":"https://doi.org/10.1145/1216919.1216946","mag":"2141752451"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216946","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074883642","display_name":"Julien Lamoureux","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Julien Lamoureux","raw_affiliation_strings":["University of British Columbia, Vancouver, B.C., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, B.C., Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy G. Lemieux","raw_affiliation_strings":["University of British Columbia, Vancouver, B.C., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, B.C., Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, B.C., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, B.C., Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":4.3105,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.94282252,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"156","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.863619327545166},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7866985201835632},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7664262056350708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7150428891181946},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5403921604156494},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5307396054267883},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.47357258200645447},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4393691122531891},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4356025457382202},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.43379804491996765},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41642001271247864},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3814763128757477},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3446806073188782},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17097994685173035},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16183531284332275},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11094263195991516}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.863619327545166},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7866985201835632},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7664262056350708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7150428891181946},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5403921604156494},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5307396054267883},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.47357258200645447},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4393691122531891},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4356025457382202},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.43379804491996765},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41642001271247864},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3814763128757477},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3446806073188782},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17097994685173035},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16183531284332275},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11094263195991516},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1216919.1216946","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216946","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2007856151","https://openalex.org/W2017650358","https://openalex.org/W2049204312","https://openalex.org/W2095558812","https://openalex.org/W2101356024","https://openalex.org/W2111485030","https://openalex.org/W2132225593","https://openalex.org/W2137769675","https://openalex.org/W2140615181","https://openalex.org/W2146589686","https://openalex.org/W2158151684"],"related_works":["https://openalex.org/W2155289750","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2117956479","https://openalex.org/W2053477566","https://openalex.org/W4255564979","https://openalex.org/W2149339590","https://openalex.org/W2003435315","https://openalex.org/W2104041796","https://openalex.org/W4379115868"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"technique":[4,23,65,102],"that":[5],"reduces":[6,72],"dynamic":[7],"power":[8,75],"in":[9,17],"FPGAs":[10],"by":[11,58,76,84,89],"reducing":[12],"the":[13,18,30,39,46,49,63,69,100,107],"number":[14],"of":[15,33,42,48,68],"glitches":[16,56],"global":[19],"routing":[20,110],"resources.":[21],"The":[22,78],"involves":[24],"adding":[25],"programmable":[26],"delay":[27,88],"elements":[28],"within":[29],"logic":[31],"blocks":[32],"an":[34],"FPGA":[35,74,109],"to":[36,45,53,106],"programmably":[37],"align":[38],"arrival":[40],"times":[41],"early-arriving":[43],"signals":[44],"inputs":[47],"lookup":[50],"tables":[51],"and":[52,86],"filter":[54],"out":[55],"generated":[57],"earlier":[59],"circuitry.":[60],"On":[61],"average,":[62],"proposed":[64,101],"eliminates":[66],"91%":[67],"glitching,":[70],"which":[71],"overall":[73,82],"18%.":[77],"added":[79],"circuitry":[80],"increases":[81],"area":[83],"5%":[85],"critical-path":[87],"less":[90],"than":[91],"1%.":[92],"Furthermore,":[93],"since":[94],"it":[95],"is":[96],"applied":[97],"after":[98],"routing,":[99],"requires":[103],"no":[104],"modifications":[105],"existing":[108],"architecture":[111],"or":[112],"CAD":[113],"flow.":[114]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":6}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2016-06-24T00:00:00"}