{"id":"https://openalex.org/W1992976995","doi":"https://doi.org/10.1145/1216919.1216945","title":"Power-aware FPGA logic synthesis using binary decision diagrams","display_name":"Power-aware FPGA logic synthesis using binary decision diagrams","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W1992976995","doi":"https://doi.org/10.1145/1216919.1216945","mag":"1992976995"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216945","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051763415","display_name":"Kevin Oo Tinmaung","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Oo Tinmaung","raw_affiliation_strings":["University of Massachusetts, Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054574005","display_name":"David Howland","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Howland","raw_affiliation_strings":["University of Massachusetts, Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russell Tessier","raw_affiliation_strings":["University of Massachusetts, Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":1.796,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.84712495,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"148","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8117570877075195},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7167476415634155},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.6857850551605225},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5489485859870911},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4990212917327881},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4951707422733307},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4286350905895233},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.42756757140159607},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4252511262893677},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4035152196884155},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38249367475509644},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32873353362083435},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.16376489400863647},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10361158847808838},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.09457471966743469}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8117570877075195},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7167476415634155},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.6857850551605225},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5489485859870911},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4990212917327881},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4951707422733307},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4286350905895233},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.42756757140159607},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4252511262893677},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4035152196884155},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38249367475509644},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32873353362083435},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.16376489400863647},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10361158847808838},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.09457471966743469},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1216919.1216945","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.umass.edu:ece_faculty_pubs-2069","is_oa":false,"landing_page_url":"https://scholarworks.umass.edu/ece_faculty_pubs/1070","pdf_url":null,"source":{"id":"https://openalex.org/S4306402057","display_name":"Scholarworks (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publication Series","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.67.1113","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.1113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ecs.umass.edu/ece/tessier/fpga07-bddpower.pdf","raw_type":"text"},{"id":"pmh:oai:scholarworks.umass.edu:20.500.14394/20774","is_oa":false,"landing_page_url":"https://hdl.handle.net/20.500.14394/20774","pdf_url":null,"source":{"id":"https://openalex.org/S4306402057","display_name":"Scholarworks (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"published","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323180","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1480203124","https://openalex.org/W1511688816","https://openalex.org/W1719300925","https://openalex.org/W1806428288","https://openalex.org/W1994726737","https://openalex.org/W1995135231","https://openalex.org/W2056693747","https://openalex.org/W2101356024","https://openalex.org/W2112557094","https://openalex.org/W2122623243","https://openalex.org/W2137917061","https://openalex.org/W2151072952","https://openalex.org/W2157144535","https://openalex.org/W2160958666","https://openalex.org/W2167535420","https://openalex.org/W6637449779","https://openalex.org/W6638218184"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1680348108","https://openalex.org/W2028049138","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"Power":[0],"consumption":[1],"in":[2,55],"field":[3],"programmable":[4],"gate":[5],"arrays":[6],"(FPGAs)":[7],"has":[8,17],"become":[9],"an":[10,92],"important":[11],"issue":[12],"as":[13],"the":[14,110,132],"FPGA":[15],"market":[16],"grown":[18],"to":[19,36,61,130],"include":[20],"mobile":[21],"platforms.":[22],"In":[23],"this":[24],"work":[25],"we":[26],"present":[27],"a":[28,142],"power-aware":[29,39,72],"logic":[30],"optimization":[31,108],"tool":[32],"that":[33],"is":[34,121,128,147],"specialized":[35],"facilitate":[37],"subsequent":[38,71],"technology":[40,73,119,126],"mapping.":[41],"Our":[42,89],"synthesis":[43,69,104,152],"framework":[44],"uses":[45],"binary":[46],"decision":[47],"diagram":[48],"(BDD)":[49],"based":[50],"collapsing":[51],"and":[52,70,85,139],"decomposition":[53],"techniques":[54],"conjunction":[56],"with":[57,105],"signal":[58],"switching":[59],"estimates":[60],"achieve":[62,131],"power-efficient":[63],"circuit":[64,115],"networks.":[65],"The":[66],"results":[67],"of":[68,96,112],"mapping":[74,120,127],"are":[75],"evaluated":[76],"using":[77],"two":[78],"distinct":[79],"physical":[80],"design":[81],"platforms:":[82],"academic":[83],"VPR":[84],"Altera":[86,99],"Quartus":[87],"II.":[88],"approach":[90],"achieves":[91],"average":[93,114,134,144],"energy":[94,145],"reduction":[95,146],"13%":[97],"for":[98,136],"Cyclone":[100],"II":[101],"devices":[102],"versus":[103],"SIS-based":[106],"algebraic":[107],"at":[109],"cost":[111],"11%":[113],"performance":[116],"if":[117],"performance-optimal":[118],"performed":[122],"after":[123],"synthesis.":[124],"If":[125],"tuned":[129],"same":[133],"delay":[135],"both":[137],"SIS":[138],"BDD-based":[140],"flows,":[141],"3%":[143],"achieved":[148],"by":[149],"our":[150],"new":[151],"approach.":[153]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}