{"id":"https://openalex.org/W1970705127","doi":"https://doi.org/10.1145/1216919.1216935","title":"FPGA-friendly code compression for horizontal microcoded custom IPs","display_name":"FPGA-friendly code compression for horizontal microcoded custom IPs","publication_year":2007,"publication_date":"2007-02-18","ids":{"openalex":"https://openalex.org/W1970705127","doi":"https://doi.org/10.1145/1216919.1216935","mag":"1970705127"},"language":"en","primary_location":{"id":"doi:10.1145/1216919.1216935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072017278","display_name":"Bita Gorjiara","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bita Gorjiara","raw_affiliation_strings":["University of California, Irvine, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Gajski","raw_affiliation_strings":["University of California, Irvine, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":4.7776,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.94618105,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"108","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8242454528808594},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5741881728172302},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5410595536231995},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5353140830993652},{"id":"https://openalex.org/keywords/redundant-code","display_name":"Redundant code","score":0.5287867188453674},{"id":"https://openalex.org/keywords/dead-code","display_name":"Dead code","score":0.5273904204368591},{"id":"https://openalex.org/keywords/unreachable-code","display_name":"Unreachable code","score":0.5273177027702332},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5150413513183594},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5118572115898132},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41861265897750854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3659491240978241},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27685660123825073},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2709822356700897}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8242454528808594},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5741881728172302},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5410595536231995},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5353140830993652},{"id":"https://openalex.org/C151578736","wikidata":"https://www.wikidata.org/wiki/Q1251793","display_name":"Redundant code","level":4,"score":0.5287867188453674},{"id":"https://openalex.org/C47434764","wikidata":"https://www.wikidata.org/wiki/Q1770035","display_name":"Dead code","level":5,"score":0.5273904204368591},{"id":"https://openalex.org/C50951305","wikidata":"https://www.wikidata.org/wiki/Q2482534","display_name":"Unreachable code","level":5,"score":0.5273177027702332},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5150413513183594},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5118572115898132},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41861265897750854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3659491240978241},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27685660123825073},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2709822356700897},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1216919.1216935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1216919.1216935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.463.3518","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.463.3518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ics.uci.edu/~nisc/publications/gorjiara-fpga07-compress.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W345637930","https://openalex.org/W1497601207","https://openalex.org/W1964712076","https://openalex.org/W1969031936","https://openalex.org/W1989237971","https://openalex.org/W1994252796","https://openalex.org/W2011039300","https://openalex.org/W2096835686","https://openalex.org/W2107802282","https://openalex.org/W2113517440","https://openalex.org/W2113757720","https://openalex.org/W2122095039","https://openalex.org/W2137187658","https://openalex.org/W2137204728","https://openalex.org/W2138098630","https://openalex.org/W2148356835","https://openalex.org/W2149726289","https://openalex.org/W2150654370","https://openalex.org/W2158422981","https://openalex.org/W2212488422","https://openalex.org/W4400526806"],"related_works":["https://openalex.org/W116913286","https://openalex.org/W632311702","https://openalex.org/W2123574549","https://openalex.org/W1777501891","https://openalex.org/W2160620982","https://openalex.org/W2369241479","https://openalex.org/W4253804737","https://openalex.org/W1493727516","https://openalex.org/W4235592786","https://openalex.org/W2011669306"],"abstract_inverted_index":{"Shrinking":[0],"time-to-market":[1],"and":[2,33,90,130,221],"high":[3],"demand":[4],"for":[5],"productivity":[6],"has":[7],"driven":[8],"traditional":[9],"hardware":[10],"designers":[11],"to":[12,93,139,158],"use":[13],"design":[14],"methodologies":[15],"that":[16,36,56,116,169,198],"start":[17],"from":[18],"high-level":[19],"languages.":[20],"However,":[21],"meeting":[22],"timing":[23],"constraints":[24],"of":[25,53,59,105,107,150,163,178,190,206],"automatically":[26],"generated":[27],"IPs":[28],"is":[29,44,57,70,84,91],"often":[30,75],"a":[31,50,85,126],"challenging":[32],"time-consuming":[34],"task":[35],"must":[37],"be":[38,121,181],"repeated":[39],"every":[40],"time":[41],"the":[42,102,108,141,148,155,161,175],"specification":[43],"modified.":[45],"To":[46,213],"address":[47,214],"this":[48,98,215],"issue,":[49,216],"new":[51,109],"generation":[52],"IP-design":[54],"technologies":[55,73,111],"capable":[58],"generating":[60],"custom":[61],"datapaths":[62],"as":[63,65,94],"well":[64],"programming":[66],"an":[67],"existing":[68],"one":[69,106],"developed.":[71],"These":[72],"are":[74],"based":[76],"on":[77],"Horizontal":[78],"Microcoded":[79],"Architectures.":[80],"Large":[81],"code":[82,103,118,136,142,176,200],"size":[83,104,119,177],"well-know":[86],"problem":[87],"in":[88,154,210],"HMAs,":[89],"referred":[92],"\"code":[95],"bloating\"":[96],"problem.In":[97],"paper,":[99],"we":[100,131,217],"study":[101],"HMA-based":[110],"called":[112],"NISC.":[113],"We":[114,195],"show":[115,168,197],"NISC":[117,179],"can":[120,180],"several":[122,133],"times":[123],"larger":[124],"than":[125],"typical":[127],"RISC":[128],"processor,":[129],"propose":[132,218],"low-overhead":[134],"dictionary-based":[135],"compression":[137,145,201],"techniques":[138,202],"reduce":[140],"size.":[143],"Our":[144,166],"algorithm":[146],"leverages":[147],"knowledge":[149],"\"don't":[151],"care\"":[152],"values":[153],"control":[156],"words":[157],"better":[159],"compress":[160],"content":[162],"dictionary":[164],"memories.":[165,227],"experiments":[167],"by":[170,183],"selecting":[171],"proper":[172],"memory":[173],"architectures":[174],"reduced":[182],"70%":[184],"(i.e.":[185],"3.3":[186],"times)":[187],"at":[188],"cost":[189],"only":[191],"9%":[192],"performance":[193],"degradation.":[194],"also":[196],"some":[199],"may":[203],"increase":[204],"number":[205],"utilized":[207],"block":[208],"RAMs":[209],"FPGA-based":[211],"implementations.":[212],"combining":[219],"dictionaries":[220],"implementing":[222],"them":[223],"using":[224],"embedded":[225],"dual-port":[226]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}